{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T22:03:49Z","timestamp":1778623429580,"version":"3.51.4"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"University of Bremen\u2019s graduate school SyDe through the German Excellence Initiative, CyberCare","award":["H2020-ERC-2014-ADG 669354"],"award-info":[{"award-number":["H2020-ERC-2014-ADG 669354"]}]},{"name":"Swiss National Science Foundation Projects","award":["200021 146600"],"award-info":[{"award-number":["200021 146600"]}]},{"name":"Swiss National Science Foundation Projects","award":["200021 169084"],"award-info":[{"award-number":["200021 169084"]}]},{"DOI":"10.13039\/501100001742","name":"United States-Israel Binational Science Foundation","doi-asserted-by":"publisher","award":["2016016"],"award-info":[{"award-number":["2016016"]}],"id":[{"id":"10.13039\/501100001742","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/tcad.2017.2750064","type":"journal-article","created":{"date-parts":[[2017,9,7]],"date-time":"2017-09-07T19:21:39Z","timestamp":1504812099000},"page":"1422-1435","source":"Crossref","is-referenced-by-count":56,"title":["Logic Synthesis for RRAM-Based In-Memory Computing"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8824-1428","authenticated-orcid":false,"given":"Saeideh","family":"Shirinzadeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0229-8766","authenticated-orcid":false,"given":"Mathias","family":"Soeken","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3634-3999","authenticated-orcid":false,"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"751","DOI":"10.1145\/2739480.2754718","article-title":"Multi-objective BDD optimization with evolutionary algorithms","author":"shirinzadeh","year":"2015","journal-title":"Proc GECCO"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref30","article-title":"A learnable parallel processing architecture towards unity of memory and computing","volume":"5","author":"li","year":"2015","journal-title":"Sci Rep"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897985"},{"key":"ref34","first-page":"948","article-title":"Fast Logic Synthesis for RRAM-Based in-Memory Computing Using Majority-Inverter Graphs","author":"saeideh shirinzadeh","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/476403a"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"873","DOI":"10.1038\/nature08940","article-title":"‘Memristive’ switches enable ‘stateful’ logic operations via material implication","volume":"464","author":"borghetti","year":"2010","journal-title":"Nature"},{"key":"ref12","first-page":"427","article-title":"The programmable logic-in-memory (PLiM) computer","author":"gaillardon","year":"2016","journal-title":"Proc DATE"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271792"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.04.014"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038601"},{"key":"ref18","article-title":"Digital logic synthesis for memristors","author":"b\u00fcrger","year":"2013","journal-title":"Proceedings of Reed-Muller"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593158"},{"key":"ref28","year":"0","journal-title":"ABC A System for Sequential Synthesis and Verification Release 2016–02-09"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1021\/nl8037689"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-011-6264-9"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.02.006"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2016.7482461"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2078710"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160925"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2038539"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref9","first-page":"1203","article-title":"A ultra-low-power FPGA based on monolithically integrated RRAMs","author":"gaillardon","year":"2015","journal-title":"Proc DATE"},{"key":"ref20","first-page":"165","article-title":"Majority-inverter graph for FPGA synthesis","author":"amar\u00f9","year":"2015","journal-title":"Proc SASIMI"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/12.537122"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s100090100056"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/321724.321728"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081665"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8387697\/08027132.pdf?arnumber=8027132","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T03:49:55Z","timestamp":1643168995000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8027132\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":35,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2750064","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7]]}}}