{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T08:57:52Z","timestamp":1775638672414,"version":"3.50.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61374150"],"award-info":[{"award-number":["61374150"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/tcad.2017.2753199","type":"journal-article","created":{"date-parts":[[2017,9,18]],"date-time":"2017-09-18T18:07:48Z","timestamp":1505758068000},"page":"1505-1509","source":"Crossref","is-referenced-by-count":21,"title":["A Compact Scheme of Reading and Writing for Memristor-Based Multivalued Memory"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4909-8286","authenticated-orcid":false,"given":"Xiaoping","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuai","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hui","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4587-3588","authenticated-orcid":false,"given":"Zhigang","family":"Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23881-9_29"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2015.10.006"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1088\/0951-7715\/22\/3\/004"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2010.5430320"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2015.7282147"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2016.2554079"},{"key":"ref16","first-page":"210","article-title":"SPICE model of memristor with nonlinear dopant drift","volume":"18","author":"biolek","year":"2009","journal-title":"Radioengineering"},{"key":"ref17","first-page":"945","article-title":"Reliable SPICE simulations of memristors, memcapacitors and meminductors","volume":"22","author":"biolek","year":"2013","journal-title":"Radioengineering"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2377192"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2014.10.011"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2012.10.001"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938207"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2015.7388682"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1587\/elex.10.20130013"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ChiCC.2015.7260517"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357123"},{"key":"ref21","year":"2017","journal-title":"PTM High Performance 45nm Metal Gate\/High-K\/Strained-Si"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8387697\/08039197.pdf?arnumber=8039197","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:49Z","timestamp":1642004569000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8039197\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":22,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2753199","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7]]}}}