{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:34Z","timestamp":1740132034592,"version":"3.37.3"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004853","name":"Chinese University of Hong Kong","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004853","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100008562","name":"University of Texas at Austin","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100008562","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/tcad.2017.2760511","type":"journal-article","created":{"date-parts":[[2017,10,6]],"date-time":"2017-10-06T18:34:05Z","timestamp":1507314845000},"page":"1574-1587","source":"Crossref","is-referenced-by-count":8,"title":["Layout Synthesis for Topological Quantum Circuits With 1-D and 2-D Architectures"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0977-2774","authenticated-orcid":false,"given":"Yibo","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6406-4810","authenticated-orcid":false,"given":"Bei","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7212-2264","authenticated-orcid":false,"given":"Meng","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5705-2501","authenticated-orcid":false,"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Wire-routing is NP-complete","year":"1982","author":"kramer","key":"ref38"},{"article-title":"Several graph problems and their linear program formulations","year":"2010","author":"cohen","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1119\/1.1463744"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.86.032324"},{"key":"ref30","doi-asserted-by":"crossref","DOI":"10.1145\/2966986.2980099","article-title":"From biochips to quantum circuits: Computer-aided design for emerging technologies","author":"wille","year":"2016","journal-title":"Proc ICCAD"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694357"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1088\/1367-2630\/14\/12\/123011"},{"journal-title":"Gurobi Optimizer Reference Manual","year":"2014","key":"ref35"},{"journal-title":"RevLib","year":"2017","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.76.052310"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.tcs.2008.12.046"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2244643"},{"key":"ref13","first-page":"221","article-title":"Reducing the depth of quantum circuits using additional circuit lines","author":"abdessaied","year":"2013","journal-title":"Proc Int Conf Reversible Comput"},{"key":"ref14","first-page":"351","article-title":"A logarithmic-depth quantum carry-lookahead adder","volume":"6","author":"draper","year":"2006","journal-title":"Quantum Inf Comput"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s11128-010-0201-2"},{"key":"ref16","first-page":"318","article-title":"Quantum nearest-neighbor algorithms for machine learning","volume":"15","author":"wiebe","year":"2015","journal-title":"Quantum Inf Comput"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2765491.2765524"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.45"},{"key":"ref19","article-title":"A bridge to lower overhead quantum computation","author":"fowler","year":"2012","journal-title":"arXiv preprint arXiv 1209 0510"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2337302"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.94.032329"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2016.2549950"},{"journal-title":"The IBM Quantum Experience","year":"2016","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/srep30600"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.07.001"},{"key":"ref5","first-page":"721","article-title":"Topological cluster state quantum computing","volume":"9","author":"fowler","year":"2009","journal-title":"Quantum Inf Comput"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1088\/1367-2630\/9\/6\/199"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747921"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1994.365700"},{"key":"ref9","first-page":"175","article-title":"Circuit for Shor’s algorithm using 2n+3 qubits","volume":"3","author":"beauregard","year":"2003","journal-title":"Quantum Inf Comput"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/237814.237866"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1038\/srep04657","article-title":"Mapping of topological quantum circuits to physical hardware","volume":"4","author":"paler","year":"2014","journal-title":"Sci Rep"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488785"},{"key":"ref21","article-title":"Linear nearest neighbor synthesis of reversible circuits by graph partitioning","author":"chakrabarti","year":"2011","journal-title":"arXiv preprint arXiv 1112 0564"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742940"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742939"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428026"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059001"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8411796\/08060573.pdf?arnumber=8060573","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,26]],"date-time":"2023-08-26T21:27:12Z","timestamp":1693085232000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8060573\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":38,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2760511","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,8]]}}}