{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:57:20Z","timestamp":1775667440108,"version":"3.50.1"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"European Union under Horizon-2020 Program"},{"name":"GREAT project","award":["687973"],"award-info":[{"award-number":["687973"]}]},{"name":"ANR\/DFG"},{"name":"MASTA project"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/tcad.2017.2760861","type":"journal-article","created":{"date-parts":[[2017,10,6]],"date-time":"2017-10-06T18:34:05Z","timestamp":1507314845000},"page":"1396-1407","source":"Crossref","is-referenced-by-count":19,"title":["VAET-STT: Variation Aware STT-MRAM Analysis and Design Space Exploration Tool"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1177-8291","authenticated-orcid":false,"given":"Sarath","family":"Mohanachandran Nair","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0516-7112","authenticated-orcid":false,"given":"Rajendra","family":"Bishnoi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3488-9106","authenticated-orcid":false,"given":"Mohammad Saber","family":"Golanbari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabian","family":"Oboril","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fazal","family":"Hameed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2015.7127377"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2017.7928937"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2043694"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927049"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.07.036"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2374291"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2121913"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1018"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653720"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239671"},{"key":"ref12","first-page":"54","article-title":"STTRAM scaling and retention failure","volume":"17","author":"naeimi","year":"2013","journal-title":"Intel Technol J"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0145"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429401"},{"key":"ref16","first-page":"1","article-title":"NVSim-\n${\\text {VX}}^s$\n: An improved NVSim for variation aware STT-RAM simulation","author":"eken","year":"2016","journal-title":"Proc DAC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0733"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927221"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783375"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.07.001"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"ref6","first-page":"731","article-title":"An overview of non-volatile memory technology and the implication for tools and architectures","author":"li","year":"2009","journal-title":"Proc DATE"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035342"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.97"},{"key":"ref8","article-title":"STTRAM—A new spin on universal memory","author":"driskill-smith","year":"2008"},{"key":"ref7","first-page":"143","article-title":"Technology comparison for large last-level caches (L3 Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM","author":"chang","year":"2013","journal-title":"Proc HPCA"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/S1369-7021(06)71539-5"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2064150"},{"key":"ref1","author":"wilson","year":"2013","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062750"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2412960"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1016\/0041-5553(76)90154-3"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.3390\/ma9010041"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/43\/21\/215001"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391540"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357091"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2198825"},{"key":"ref44","author":"castillo","year":"2005","journal-title":"Extreme Value and Related Models With Applications in Engineering and Science"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2606438"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2357054"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8387697\/08060570.pdf?arnumber=8060570","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:49Z","timestamp":1642004569000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8060570\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":47,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2760861","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7]]}}}