{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T18:28:15Z","timestamp":1770748095776,"version":"3.49.0"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"SRC and NSF","award":["CCF-1252500"],"award-info":[{"award-number":["CCF-1252500"]}]},{"name":"SRC and NSF","award":["CCF-1302693"],"award-info":[{"award-number":["CCF-1302693"]}]},{"name":"SRC and NSF","award":["ECCS-1646576"],"award-info":[{"award-number":["ECCS-1646576"]}]},{"DOI":"10.13039\/100000181","name":"AFOSR","doi-asserted-by":"crossref","award":["FA9550-13-1-0110"],"award-info":[{"award-number":["FA9550-13-1-0110"]}],"id":[{"id":"10.13039\/100000181","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/tcad.2017.2762921","type":"journal-article","created":{"date-parts":[[2017,10,13]],"date-time":"2017-10-13T18:38:39Z","timestamp":1507919919000},"page":"1760-1773","source":"Crossref","is-referenced-by-count":16,"title":["DyPhase: A Dynamic Phase Change Memory Architecture With Symmetric Write Latency and Restorable Endurance"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7289-1530","authenticated-orcid":false,"given":"Ishan G.","family":"Thakkar","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0846-0066","authenticated-orcid":false,"given":"Sudeep","family":"Pasricha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669116"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898110"},{"key":"ref33","year":"2015","journal-title":"Intel’s ‘Skylake’ Core i7-6700K A Performance Look"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047138"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2402435"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.98"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2615845"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081427"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503215"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2012.39"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2015.2481425"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656076"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.10"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853194"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref15","first-page":"282","article-title":"Accelerating write by exploiting PCM asymmetries","author":"yue","year":"2013","journal-title":"Proc HPCA"},{"key":"ref16","first-page":"1","article-title":"Write-once-memory-code phase change memory","author":"li","year":"2014","journal-title":"Proc DATE"},{"key":"ref17","first-page":"1","article-title":"Partial-SET: Write speedup of PCM main memory","author":"li","year":"2014","journal-title":"Proc DATE"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2003.1221143"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOMW.2010.5700271"},{"key":"ref28","year":"2010"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref27","year":"2014","journal-title":"DDR3 SDRAM MT41J512M8—64 Meg x 8 x 8"},{"key":"ref3","first-page":"143","article-title":"Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM","author":"chang","year":"2013","journal-title":"Proc HPCA"},{"key":"ref6","first-page":"380","article-title":"PreSET: Improving performance of phase change memories by exploiting asymmetry in write times","author":"qureshi","year":"2012","journal-title":"Proc ISCA"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.13"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2165974"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228520"},{"key":"ref2","year":"2013","journal-title":"Process Integration Devices and Structures"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"ref1","article-title":"ExaScale computing study: Technology challenges in achieving exascale systems","author":"kogge","year":"2008"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2506555"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2011.5958219"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168941"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref47","article-title":"Running PARSEC 2.1 on M5","author":"gebhart","year":"2009"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357150"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269376"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2440411"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2350073"},{"key":"ref26","year":"0","journal-title":"DDR4 SDRAM MT40A1G4"},{"key":"ref43","year":"2016","journal-title":"IBM zEnterprise System"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155642"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/43\/8440579\/8067442-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8440579\/08067442.pdf?arnumber=8067442","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:47:46Z","timestamp":1649443666000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8067442\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":48,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2762921","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}