{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T10:26:49Z","timestamp":1778840809717,"version":"3.51.4"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003453","name":"Natural Science Foundation of Guangdong Province, China","doi-asserted-by":"publisher","award":["2015A030310498"],"award-info":[{"award-number":["2015A030310498"]}],"id":[{"id":"10.13039\/501100003453","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Basic Research Foundation of Shenzhen Commission of Science, Technology and Innovation, China","award":["JCYJ20160308091918472"],"award-info":[{"award-number":["JCYJ20160308091918472"]}]},{"name":"Youth Scholar Innovation Fund for Guangdong Institutes","award":["2015KQNCX140"],"award-info":[{"award-number":["2015KQNCX140"]}]},{"name":"Start-Up Project for Shenzhen High-Level Oversea Experts\/Scholars"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/tcad.2017.2764073","type":"journal-article","created":{"date-parts":[[2017,10,17]],"date-time":"2017-10-17T19:34:33Z","timestamp":1508268873000},"page":"159-167","source":"Crossref","is-referenced-by-count":4,"title":["A Subthreshold Baseband Processor Core Design With Custom Modules and Cells for Passive RFID Tags"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4551-8420","authenticated-orcid":false,"given":"Weiwei","family":"Shi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"An","family":"Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shi","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chiu-Sing","family":"Choy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2167548"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2016.2585463"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341348"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283837"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039684"},{"key":"ref15","first-page":"661","article-title":"Very-low-voltage and cross-submicron-technology passive tag’s logic design","volume":"22","author":"weiwei","year":"2013","journal-title":"Chin J Electron"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TAP.2003.814752"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.858620"},{"key":"ref6","year":"2009","journal-title":"Gen 2 Tag Clock RateWhat You Need to Know"},{"key":"ref5","year":"2005","journal-title":"UHF Gen 2 System Overview"},{"key":"ref8","first-page":"447","article-title":"Subthreshold passive RF tag’s PIE decoder design with wide tolerance and custom ratioed logic cells","author":"shi","year":"2014","journal-title":"Proc IEEE Int Conf Electron Circuits and Syst"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1049\/cje.2017.04.006","article-title":"A 90nm passive RFID tag’s custom baseband processor for subthreshold operation below 0.3V","volume":"26","author":"weiwei","year":"2017","journal-title":"Chin J Electron"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2008.4746284"},{"key":"ref1","author":"roberti","year":"2008","journal-title":"A 5-cent breakthrough"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2063930"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8231808\/08070330.pdf?arnumber=8070330","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:58Z","timestamp":1642004698000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8070330\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":15,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2764073","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,1]]}}}