{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:54:44Z","timestamp":1759146884388,"version":"3.37.3"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100007245","name":"Microelectronics Advanced Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007245","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/tcad.2017.2764482","type":"journal-article","created":{"date-parts":[[2017,10,20]],"date-time":"2017-10-20T18:04:59Z","timestamp":1508522699000},"page":"1692-1705","source":"Crossref","is-referenced-by-count":10,"title":["Template-Based Parameterized Synthesis of Uniform Instruction-Level Abstractions for SoC Verification"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2288-3396","authenticated-orcid":false,"given":"Pramod","family":"Subramanyan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7069-4069","authenticated-orcid":false,"given":"Bo-Yuan","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yakir","family":"Vizel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aarti","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sharad","family":"Malik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146937"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2015.7542266"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168907"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2471838"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.6.135"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1007\/978-3-319-41540-6_3","article-title":"End-to-end verification of processors with ISA-formal","author":"reid","year":"2016","journal-title":"Proc Int Conf Comput Aided Verification"},{"key":"ref37","first-page":"337","article-title":"Verifying Information Flow Properties of Firmware Using Symbolic Execution","author":"pramod subramanyan","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"journal-title":"Experimental artifacts and synthesis framework source code","year":"2015","author":"subramanyan","key":"ref36"},{"key":"ref35","first-page":"1","article-title":"Formal verification of taint-propagation security properties in a commercial SoC design","author":"subramanyan","year":"2014","journal-title":"Proc Conf Design Autom Test Europe"},{"journal-title":"Verilog Implementation of the SHA-1 Cryptgraphic Hash Function","year":"2014","author":"str\u00f6mbergson","key":"ref34"},{"key":"ref10","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"2015","key":"ref40"},{"journal-title":"Federal Information Processing Standards Publication 197 Announcing the ADVANCED ENCRYPTION STANDARD","year":"2001","key":"ref11"},{"journal-title":"Federal Information Processing Standards Publication 180-2 Announcing the Secure Hash Standard","year":"2002","key":"ref12"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1007\/978-3-642-14052-5_18","article-title":"A trustworthy monadic formalization of the ARMv7 instruction set architecture","author":"fox","year":"2010","journal-title":"Proc Int conf on Interactive Theorem Proving"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254116"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2014.6987600"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2008.4547687"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1145\/2908080.2908121","article-title":"Stratified synthesis: Automatically learning the x86-64 Instruction set","author":"heule","year":"2016","journal-title":"Proc ACM SIGPLAN Conf Prog Lang Design and Implement"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2013.6679400"},{"journal-title":"OpenCores Org Tiny_AES Project Page","year":"2014","author":"hsing","key":"ref19"},{"key":"ref28","first-page":"75","article-title":"systemc - a modeling platform supporting multiple design abstractions","author":"panda","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253800"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024843"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-18275-4_7"},{"key":"ref6","first-page":"463","article-title":"FIE on firmware: Finding vulnerabilities in embedded systems using symbolic execution","author":"davidson","year":"2013","journal-title":"Proc 22nd USENIX Conf Security"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2016.7886675"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596667"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref7","first-page":"337","article-title":"Z3: An efficient SMT solver","author":"de moura","year":"2008","journal-title":"Proc Int Conf Tools and Algorithms Constr and Anal Syst"},{"key":"ref2","article-title":"Symbolic execution for BIOS security","author":"bazhaniuk","year":"2015","journal-title":"Proc 9th USENIX Conf Offensive Technol"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/647953"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2013.6679385"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2006.08.015"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-57960-5","author":"hunt","year":"1994","journal-title":"FM8501 A Verified Microprocessor"},{"key":"ref45","first-page":"111","article-title":"Translation-based Co-verification","author":"xie","year":"2005","journal-title":"Proc ACM\/IEEE Int Conf Formal Methods and Models Co-Design"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s00236-017-0294-5"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1806799.1806833"},{"key":"ref42","first-page":"204","article-title":"A SystemC\/TLM semantics in Promela and its possible applications","author":"traulsen","year":"2007","journal-title":"Proc 14th Int SPIN Workshop Model"},{"journal-title":"Intel 8051 Simulator","year":"2001","author":"lysecky","key":"ref24"},{"journal-title":"Opencores 8051","year":"2013","author":"teran","key":"ref41"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"396","DOI":"10.1007\/3-540-44585-4_40","article-title":"Microarchitecture verification by compositional model checking","author":"jhala","year":"2001","journal-title":"Proc 13th Int Conf Comput -Aided Verification"},{"journal-title":"Yosys Open SYnthesis Suite","year":"2015","author":"wolf","key":"ref44"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.286"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63166-6_38"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1007\/3-540-44798-9_17","article-title":"Parameterized verification of the FLASH cache coherence protocol by compositional model checking","author":"mcmillan","year":"2001","journal-title":"Proc 11th IFIP Conf Correct Hardw Design Verification Methods"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8411796\/08076885.pdf?arnumber=8076885","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T16:19:30Z","timestamp":1643213970000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8076885\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":46,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2764482","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,8]]}}}