{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:46:53Z","timestamp":1764784013518,"version":"3.37.3"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"crossref","award":["2016YFB1000303","2016YFB0201800"],"award-info":[{"award-number":["2016YFB1000303","2016YFB0201800"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1718080"],"award-info":[{"award-number":["CCF-1718080"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["91630206","61672423"],"award-info":[{"award-number":["91630206","61672423"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004543","name":"China Scholarship Council","doi-asserted-by":"publisher","award":["201606280098"],"award-info":[{"award-number":["201606280098"]}],"id":[{"id":"10.13039\/501100004543","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/tcad.2017.2766156","type":"journal-article","created":{"date-parts":[[2017,10,24]],"date-time":"2017-10-24T18:18:41Z","timestamp":1508869121000},"page":"1546-1559","source":"Crossref","is-referenced-by-count":17,"title":["DLV: Exploiting Device Level Latency Variations for Performance Improvement on Flash Memory Storage Systems"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3252-7937","authenticated-orcid":false,"given":"Jinhua","family":"Cui","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8425-8743","authenticated-orcid":false,"given":"Youtao","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weiguo","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yinfeng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1790-8360","authenticated-orcid":false,"given":"Jianhang","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"1","article-title":"Understanding SSD over-provisioning","author":"smith","year":"2012","journal-title":"Proc Flash Memory Summit"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995912"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2595572"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2015.7208284"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2014.6855549"},{"key":"ref30","first-page":"47","article-title":"Wear unleveling: Improving NAND flash lifetime by balancing page endurance","volume":"14","author":"jimenez","year":"2014","journal-title":"Proc FAST"},{"key":"ref37","first-page":"1","article-title":"LaLDPC: Latency-aware LDPC for read performance improvement of solid state drives","author":"du","year":"2017","journal-title":"Proc of MSST"},{"article-title":"Data storage devices accepting queued commands having deadlines","year":"2013","author":"molaro","key":"ref36"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658994"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2950059"},{"key":"ref28","first-page":"257","article-title":"Write once, get 50% free: Saving SSD erase costs using WOM codes","author":"yadgar","year":"2015","journal-title":"Proc FAST"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"289","DOI":"10.1145\/2678373.2665715","article-title":"HIOS: A host interface I\/O scheduler for solid state disks","volume":"42","author":"jung","year":"2014","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref29","first-page":"428","article-title":"Hybrid solid-state disks: Combining heterogeneous NAND flash in large SSDs","author":"chang","year":"2008","journal-title":"Proc IEEE Asia South Pacific Design Autom Conf (ASPDAC)"},{"key":"ref2","first-page":"222","article-title":"A 45nm 6b\/cell charge-trapping flash memory using LDPC-based ECC and drift-immune soft-sensing engine","author":"ho","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref1","first-page":"12","article-title":"SFS: Random write considered harmful in solid state drives","author":"min","year":"2012","journal-title":"Proc FAST"},{"key":"ref20","first-page":"79","article-title":"The Harey tortoise: Managing heterogeneous write performance in SSDs","author":"grupp","year":"2013","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746283"},{"key":"ref21","first-page":"13","article-title":"The multi-streamed solid-state drive","author":"kang","year":"2014","journal-title":"Proc of HotStorage"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378623"},{"key":"ref23","first-page":"521","article-title":"Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis","author":"cai","year":"2012","journal-title":"Proc Conf Design Autom Test Europe"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2453369"},{"key":"ref25","first-page":"140","article-title":"Error analysis and retention-aware error management for NAND flash memory","volume":"17","author":"cai","year":"2013","journal-title":"Intel Technol J"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357145"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.09.005"},{"key":"ref10","first-page":"391","article-title":"Exploiting process variation for retention induced refresh minimization on flash memory","author":"di","year":"2016","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref11","first-page":"11","article-title":"Optimizing NAND flash-based SSDs via retention relaxation","author":"liu","year":"2012","journal-title":"Target Process"},{"journal-title":"UMass Trace Repository","year":"2007","author":"bates","key":"ref40"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.60"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037728"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542324"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2644818"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.14778\/2095686.2095688"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185341"},{"key":"ref18","first-page":"18","article-title":"Exploiting memory device wear-out dynamics to improve NAND flash memory system performance","volume":"11","author":"pan","year":"2011","journal-title":"Proc FAST"},{"key":"ref19","first-page":"1","article-title":"Quantifying reliability of solid-state storage from multiple aspects","author":"sun","year":"2011","journal-title":"Proc SNAPI"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056062"},{"key":"ref3","first-page":"193","article-title":"Scaling 2-layer RRAM cross-point array towards 10 nm node: A device-circuit co-design","author":"zuloaga","year":"2015","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"904","DOI":"10.7873\/DATE.2015.0078","article-title":"Maximizing IO performance via conflict reduction for flash memory storage systems","author":"li","year":"2015","journal-title":"Proc Design Automat Test Europe Conf Exhib"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2393299"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2210256"},{"key":"ref7","first-page":"244","article-title":"LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives","volume":"13","author":"zhao","year":"2013","journal-title":"Proc FAST"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2014.6855544"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EMSOFT.2013.6658584"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2008.4637609"},{"key":"ref45","first-page":"234","article-title":"CFLRU: A replacement algorithm for flash memory","author":"park","year":"2006","journal-title":"Proc Int Conf Compilers Archit Synth Embedded Syst"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2014.7027334"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2009.5277999"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1416944.1416949"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519081"},{"key":"ref44","first-page":"1","article-title":"Exploiting latency variation for access conflict reduction of NAND flash memory","author":"cui","year":"2016","journal-title":"Proc 32nd Symp Mass Stor Syst Technol (MSST)"},{"key":"ref43","first-page":"9","article-title":"An evaluation of different page allocation strategies on high-speed SSDs","author":"jung","year":"2012","journal-title":"Proc of HotStorage"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/43\/8411796\/8081787-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8411796\/08081787.pdf?arnumber=8081787","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:47:48Z","timestamp":1649443668000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8081787\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":51,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2766156","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,8]]}}}