{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,9]],"date-time":"2026-02-09T13:52:04Z","timestamp":1770645124012,"version":"3.49.0"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"crossref","award":["61420106004"],"award-info":[{"award-number":["61420106004"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"crossref","award":["61732013"],"award-info":[{"award-number":["61732013"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"crossref","award":["61572386"],"award-info":[{"award-number":["61572386"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"crossref","award":["61672403"],"award-info":[{"award-number":["61672403"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/tcad.2017.2768416","type":"journal-article","created":{"date-parts":[[2017,10,31]],"date-time":"2017-10-31T18:39:09Z","timestamp":1509475149000},"page":"1706-1710","source":"Crossref","is-referenced-by-count":19,"title":["A Runtime Optimization Approach for FPGA Routing"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4783-446X","authenticated-orcid":false,"given":"Dekui","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenhua","family":"Duan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cong","family":"Tian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bohu","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nan","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.240"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380491"},{"key":"ref12","article-title":"A design assembly technique for FPGA back-end acceleration","author":"frangieh","year":"2012"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021732"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.34"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360294"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681758"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2202326"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.17"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IAdCC.2013.6514241"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593177"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2165715"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372558"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8411796\/08090897.pdf?arnumber=8090897","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T16:38:22Z","timestamp":1643215102000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8090897\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":14,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2768416","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,8]]}}}