{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:14:51Z","timestamp":1754162091332,"version":"3.41.2"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency Young Faculty Award","doi-asserted-by":"publisher","award":["D16AP00119"],"award-info":[{"award-number":["D16AP00119"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/tcad.2017.2768427","type":"journal-article","created":{"date-parts":[[2017,10,31]],"date-time":"2017-10-31T14:39:09Z","timestamp":1509460749000},"page":"1614-1626","source":"Crossref","is-referenced-by-count":1,"title":["Analysis of Performance Benefits of Multitier Gate-Level Monolithic 3-D Integrated Circuits"],"prefix":"10.1109","volume":"37","author":[{"given":"Inki","family":"Hong","sequence":"first","affiliation":[{"name":"Cadence Design Systems, San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8275-5949","authenticated-orcid":false,"given":"Dae Hyun","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967013"},{"key":"ref11","first-page":"1","article-title":"A legalization algorithm for multi-tier gate-level monolithic three-dimensional integrated circuits","author":"chen","year":"2017","journal-title":"Proc Int Symp Qual Electron Design"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479174"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.974135"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846368"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629928"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2222814"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.192"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653703"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747954"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724593"},{"key":"ref3","first-page":"158","article-title":"Demonstration of low temperature 3D sequential FDSOI integration down to 50 nm gate length","author":"batude","year":"2011","journal-title":"Proc IEEE Symp VLSI Technol"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2201760"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627642"},{"key":"ref8","first-page":"29","article-title":"Optimization of dynamic power consumption in multi-tier gate-level monolithic 3D ICs","author":"lin","year":"2016","journal-title":"Proc Int Symp Qual Electron Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2329472"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722210"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424352"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934623"},{"journal-title":"Nangate 45nm open cell library","year":"2011","key":"ref20"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8411796\/08090892.pdf?arnumber=8090892","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T18:30:33Z","timestamp":1753813833000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8090892\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":20,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2768427","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,8]]}}}