{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,22]],"date-time":"2025-11-22T11:09:43Z","timestamp":1763809783455,"version":"3.37.3"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["NSF CCF 1319529","NSF CCF 1527049"],"award-info":[{"award-number":["NSF CCF 1319529","NSF CCF 1527049"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tcad.2017.2772825","type":"journal-article","created":{"date-parts":[[2017,11,13]],"date-time":"2017-11-13T19:08:50Z","timestamp":1510600130000},"page":"2152-2165","source":"Crossref","is-referenced-by-count":4,"title":["On the Generation of Waveform-Accurate Hazard and Charge-Sharing Aware Tests for Transistor Stuck-Off Faults in CMOS Logic Circuits"],"prefix":"10.1109","volume":"37","author":[{"given":"Jan","family":"Burchard","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dominik","family":"Erb","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudhakar M.","family":"Reddy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adit D.","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernd","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref38","first-page":"32","article-title":"An enhancement to LSSD and some applications of LSSD in reliability, availability and serviceability","author":"dasgupta","year":"1981","journal-title":"Proc Symp Fault Tolerant Comput"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429391"},{"key":"ref32","first-page":"1","article-title":"Efficient SAT-based generation of hazard-activated TSOF tests","author":"burchard","year":"2017","journal-title":"Proc IEEE VLSI Test Symp (VTS)"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927027"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049462"},{"key":"ref37","first-page":"705","article-title":"Skewed-load transition test: Part I, calculus","author":"savir","year":"1992","journal-title":"Proc IEEE Int Test Conf Discover New World Test Design"},{"key":"ref36","article-title":"On the complexity of derivation in propositional calculus","author":"tseitin","year":"1968","journal-title":"Studies in Constructive Mathematics and Mathematical Logic"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/43.298042"},{"journal-title":"NanGate FreePDK45 generic open cell library v1 3","year":"2017","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295148"},{"key":"ref40","article-title":"IWLS 2005 benchmarks","author":"albrecht","year":"2005","journal-title":"Proc Int Workshop Logic Synth"},{"key":"ref11","first-page":"220","article-title":"On the design of robust testable CMOS combinational logic circuits","author":"kundu","year":"1988","journal-title":"Proc Fault Tolerant Computing (FTCS-24)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82334"},{"key":"ref13","first-page":"688","article-title":"Stuck-open and transition fault testing in CMOS complex gates","author":"cox","year":"1988","journal-title":"Proc Int Test Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.8"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585845"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585380"},{"key":"ref17","first-page":"258","article-title":"On testing stuck-open faults","author":"chandramouli","year":"1983","journal-title":"Proc Symp Fault Tolerant Comput"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585625"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1986.295040"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/321203.321214"},{"key":"ref4","first-page":"1","article-title":"Testing cross wire opens within complex gates","author":"han","year":"2015","journal-title":"Proc IEEE VLSI Test Symp (VTS)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2477103"},{"key":"ref3","first-page":"1","article-title":"Cell-aware experiences in a high-quality automotive test suite","author":"hapke","year":"2014","journal-title":"Proc IEEE Eur Test Symp (ETS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1978.tb02106.x"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2010216"},{"key":"ref5","first-page":"1","article-title":"On the testing of hazard activated open defects","author":"han","year":"2014","journal-title":"Proc Int Test Conf"},{"key":"ref8","first-page":"435","article-title":"On testable design for CMOS logic circuits","author":"reddy","year":"1983","journal-title":"Proc Int Test Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585627"},{"key":"ref2","first-page":"1","article-title":"Cell-aware production test results from a 32-nm notebook processor","author":"hapke","year":"2012","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676825"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323216"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.43"},{"key":"ref22","first-page":"97","article-title":"Increasing defect coverage by generating test vectors for stuck-open faults","author":"higami","year":"2008","journal-title":"Proc 17th IEEE Asian Test Symp"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818740"},{"journal-title":"Antom—Solver description","year":"2010","author":"schubert","key":"ref42"},{"key":"ref24","first-page":"44","article-title":"Robust tests for stuck-open faults in CMOS combinational logic circuits","author":"reddy","year":"1984","journal-title":"Proc Fault Tolerant Computing (FTCS-24)"},{"journal-title":"NanGate FreePDK15 open cell library","year":"2017","key":"ref41"},{"key":"ref23","first-page":"1","article-title":"On generating high quality tests based on cell functions","author":"lin","year":"2015","journal-title":"Proc IEEE Int Test Conf (ITC)"},{"key":"ref26","first-page":"417","article-title":"On the charge sharing problem in CMOS stuck-open fault testing","author":"lee","year":"1990","journal-title":"Proc IEEE Int Test Conf"},{"journal-title":"Antom","year":"2016","author":"schubert","key":"ref43"},{"key":"ref25","first-page":"399","article-title":"Using Boolean tests to improve detection of transistor stuck-open faults in CMOS digital logic circuits","author":"lin","year":"2015","journal-title":"Proc 28th Int Conf on VLSI Design"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/43\/8467416\/8105871-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8467416\/08105871.pdf?arnumber=8105871","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:47:47Z","timestamp":1649443667000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8105871\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":43,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2772825","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}