{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:36Z","timestamp":1740132036423,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/tcad.2017.2774269","type":"journal-article","created":{"date-parts":[[2017,11,16]],"date-time":"2017-11-16T19:10:44Z","timestamp":1510859444000},"page":"1881-1892","source":"Crossref","is-referenced-by-count":0,"title":["Autonomous Multicycle Tests With Low Storage and Test Application Time Overheads"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5491-7282","authenticated-orcid":false,"given":"Irith","family":"Pomeranz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/MDT.2006.105"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/43.952743"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TCAD.2016.2568210"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/43.913755"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TEST.2002.1041810"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TC.2005.68"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ATS.2006.260958"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TEST.2007.4437648"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/775832.776000"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TCAD.2015.2408257"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/VTS.2015.7116296"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TEST.2001.966696"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TEST.1996.556969"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TEST.2001.966682"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"1128","DOI":"10.1109\/43.406714","article-title":"Test application time reduction for sequential circuits with scan","volume":"14","author":"lee","year":"1995","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TEST.2002.1041773"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8440579\/08113525.pdf?arnumber=8113525","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T16:00:19Z","timestamp":1643212819000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8113525\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":16,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2774269","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}