{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T17:45:18Z","timestamp":1767116718832,"version":"3.37.3"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1740126"],"award-info":[{"award-number":["1740126"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/tcad.2017.2774291","type":"journal-article","created":{"date-parts":[[2017,11,16]],"date-time":"2017-11-16T19:10:44Z","timestamp":1510859444000},"page":"1788-1801","source":"Crossref","is-referenced-by-count":36,"title":["Design and Evaluation of a Spintronic In-Memory Processing Platform for Nonvolatile Data Encryption"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2289-6381","authenticated-orcid":false,"given":"Shaahin","family":"Angizi","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6357-236X","authenticated-orcid":false,"given":"Zhezhi","family":"He","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7216-0546","authenticated-orcid":false,"given":"Nader","family":"Bagherzadeh","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7989-6297","authenticated-orcid":false,"given":"Deliang","family":"Fan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Byte-Oriented-Aes A Public Domain Byte-Oriented Implementation of AES in C","year":"2009","author":"malbrain","key":"ref39"},{"year":"2001","key":"ref38"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1145\/2770287.2770295","article-title":"STT-MRAM based low power synchronous non-volatile logic with timing demultiplexing","author":"huang","year":"2014","journal-title":"Proc IEEE\/ACM Int Symp Nanoscale Archit"},{"key":"ref32","first-page":"1","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9551-3_2"},{"journal-title":"Op Amp Noise Relationships 1\/f Noise RMS Noise and Equivalent Noise Bandwidth Analog Devices","year":"2009","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/24\/2\/024206"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838494"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269003"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333664"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.10.013"},{"key":"ref11","first-page":"153","article-title":"Low power in-memory computing platform with four terminal magnetic domain wall motion devices","author":"fan","year":"2016","journal-title":"Proc IEEE\/ACM Int Symp Nanoscale Archit (NANOARCH)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220507"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1118"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2481793"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918347"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2361767"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3553"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2016.2525823"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724553"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2523124"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2633966"},{"journal-title":"Ncsu eda freepdk45","year":"2011","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.18"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2016.2576903"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2529240"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2279153"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2447531"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060459"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1063\/1.4753947"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms5655"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.2011812"},{"article-title":"OOMMF user’s guide","year":"1999","author":"donahue","key":"ref24"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2384039"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2011.6035047"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1063\/1.3677340"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047159"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/43\/8440579\/8113549-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8440579\/08113549.pdf?arnumber=8113549","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,28]],"date-time":"2023-08-28T16:49:34Z","timestamp":1693241374000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8113549\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":42,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2774291","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}