{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:26:52Z","timestamp":1764174412759},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"CERBERO","award":["H2020"],"award-info":[{"award-number":["H2020"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tcad.2017.2774822","type":"journal-article","created":{"date-parts":[[2017,11,17]],"date-time":"2017-11-17T19:09:16Z","timestamp":1510945756000},"page":"2050-2063","source":"Crossref","is-referenced-by-count":16,"title":["Reproducible Evaluation of System Efficiency With a Model of Architecture: From Theory to Practice"],"prefix":"10.1109","volume":"37","author":[{"given":"Maxime","family":"Pelcat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandre","family":"Mercat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karol","family":"Desnos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Maggiani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanzhou","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julien","family":"Heulot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Francois","family":"Nezan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wassim","family":"Hamidouche","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Menard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuvra S.","family":"Bhattacharyya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2013.6621104"},{"key":"ref32","first-page":"36","article-title":"PREESM: A dataflow-based rapid prototyping framework for simplifying multicore DSP programming","author":"pelcat","year":"2014","journal-title":"Proc EDERC Conf"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2626445"},{"key":"ref30","author":"montgomery","year":"2015","journal-title":"Introduction to Linear Regression Analysis"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.2000.874034"},{"key":"ref36","author":"desnos","year":"2013","journal-title":"PREESM Project&#x2014;Stereo Matching&#x2014;SVN"},{"key":"ref35","first-page":"1296","article-title":"Implementation of a stereo matching algorithm onto a manycore embedded system","author":"mercat","year":"2014","journal-title":"Proc IEEE ISCAS Symp"},{"key":"ref34","doi-asserted-by":"crossref","DOI":"10.14711\/thesis-b556245","article-title":"High-performance algorithms for compile-time scheduling of parallel processors","author":"kwok","year":"1997"},{"key":"ref10","first-page":"338","article-title":"An approach for quantitative analysis of application-specific dataflow architectures","author":"kienhuis","year":"1997","journal-title":"Proc IEEE ASAP Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.805829"},{"key":"ref12","author":"pelcat","year":"2012","journal-title":"Physical Layer Multi-Core Prototyping A Dataflow-Based Approach for LTE ENodeB"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/5.381846"},{"key":"ref15","first-page":"157","author":"plishker","year":"2008","journal-title":"Heterogeneous Design in Functional DIFs"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-6859-2"},{"key":"ref17","first-page":"17","article-title":"Functional DIF for rapid prototyping","author":"plishker","year":"2008","journal-title":"Proc RSP Symp"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/79173.79181"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45874-3_2"},{"key":"ref28","first-page":"75","article-title":"Transaction level modeling: Flows and use models","author":"donlin","year":"2004","journal-title":"Proc Conf CODES+ISSS"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2026356"},{"key":"ref27","first-page":"8","article-title":"A system-level architecture model for rapid prototyping of heterogeneous multicore embedded systems","author":"pelcat","year":"2009","journal-title":"Proc IEEE Conf DASIP"},{"key":"ref3","first-page":"740","article-title":"Cross-layer design of reconfigurable cyber-physical systems","author":"masin","year":"2017","journal-title":"Proc IEEE DATE Conf"},{"key":"ref6","year":"2015","journal-title":"Vector Fabrics"},{"key":"ref29","volume":"90","author":"aster","year":"2011","journal-title":"Parameter Estimation and Inverse Problems"},{"key":"ref5","year":"2015","journal-title":"Silexica"},{"key":"ref8","author":"baccelli","year":"1992","journal-title":"Synchronization and Linearity An Algebra for Discrete Event Systems"},{"key":"ref7","first-page":"121","article-title":"Models of architecture: Reproducible efficiency evaluation for signal processing systems","author":"pelcat","year":"2016","journal-title":"Proceedings of IEEE Workshop on SIPS"},{"key":"ref2","first-page":"123","article-title":"From algorithm and architecture specifications to automatic generation of distributed real-time executives: A seamless flow of graphs transformations","author":"grandpierre","year":"2003","journal-title":"Proc of IEEE MEMOCODE"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1023\/A:1020307222052"},{"key":"ref1","first-page":"61","article-title":"Models of parallel computation: A survey and synthesis","author":"maggs","year":"1995","journal-title":"Proc HICSS Conf"},{"key":"ref20","first-page":"11","article-title":"A high-level virtual platform for early MPSoC software development","author":"ceng","year":"2009","journal-title":"Proc ACM CODES+ISSS"},{"key":"ref22","doi-asserted-by":"crossref","DOI":"10.21236\/ADA455842","article-title":"The architecture analysis & design language (AADL): An introduction","author":"feiler","year":"2006"},{"key":"ref21","year":"2011","journal-title":"A Uml Profile for Marte Modeling and Analysis of Real-time Embedded Systems"},{"key":"ref24","first-page":"28","article-title":"CHARMED: A multi-objective co-synthesis framework for multi-mode embedded systems","author":"kianzad","year":"2004","journal-title":"Proc IEEE ASAP Conf"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-00675-8"},{"key":"ref26","first-page":"168","article-title":"Scheduling, binding and routing system for a run-time reconfigurable operator based multimedia architecture","author":"raffin","year":"2010","journal-title":"Proc IEEE Conf DASIP"},{"key":"ref25","first-page":"61","article-title":"Un nouveau mod&#x00E8;le g&#x00E9;n&#x00E9;rique d&#x2019;architecture h&#x00E9;t&#x00E9;rog&#x00E8;ne pour la m&#x00E9;thodologie AAA","author":"grandpierre","year":"2002","journal-title":"Proc JFAAA"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8467416\/08114259.pdf?arnumber=8114259","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:47Z","timestamp":1642004927000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8114259\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":37,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2774822","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}