{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:36Z","timestamp":1740132036305,"version":"3.37.3"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/tcad.2017.2775236","type":"journal-article","created":{"date-parts":[[2017,11,20]],"date-time":"2017-11-20T19:07:38Z","timestamp":1511204858000},"page":"991-1002","source":"Crossref","is-referenced-by-count":5,"title":["ApproxIt: A Quality Management Framework of Approximate Computing for Iterative Methods"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4002-4379","authenticated-orcid":false,"given":"Qian","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6747-126X","authenticated-orcid":false,"given":"Qiang","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Nonlinear Programming","year":"1999","author":"bertsekas","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511804441"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/BF02096261"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.146"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2010","author":"weste","key":"ref35"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593092"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0618"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372656"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540711"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1809028.1806620"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611970920"},{"journal-title":"Iterative Methods for Linear and Nonlinear Equations","year":"1987","author":"kelley","key":"ref15"},{"key":"ref16","volume":"791","author":"strang","year":"2007","journal-title":"Computational Science and Engineering"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1201\/b10651"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1993316.1993518"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1961296.1950390"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2179038"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837411"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996588"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694365"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2465787.2465792"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2505723"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691096"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.917729"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429542"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105401"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","article-title":"Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing","volume":"18","author":"zhu","year":"2010","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228504"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.91"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9075140\/08115202.pdf?arnumber=8115202","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:07:08Z","timestamp":1651068428000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8115202\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":35,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2775236","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2020,5]]}}}