{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T23:15:26Z","timestamp":1775862926006,"version":"3.50.1"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100002920","name":"Research Grants Council, University Grants Committee","doi-asserted-by":"publisher","award":["CUHK14206015"],"award-info":[{"award-number":["CUHK14206015"]}],"id":[{"id":"10.13039\/501100002920","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tcad.2017.2778058","type":"journal-article","created":{"date-parts":[[2017,11,28]],"date-time":"2017-11-28T19:09:38Z","timestamp":1511896178000},"page":"2022-2035","source":"Crossref","is-referenced-by-count":46,"title":["RippleFPGA: Routability-Driven Simultaneous Packing and Placement for Modern FPGAs"],"prefix":"10.1109","volume":"37","author":[{"given":"Gengjie","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chak-Wa","family":"Pui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wing-Kai","family":"Chow","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ka-Chun","family":"Lam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Kuang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Evangeline F. Y.","family":"Young","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bei","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488746"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339278"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391263"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2394383"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2265371"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2011.02.001"},{"key":"ref36","first-page":"555","article-title":"QPF: Efficient quadratic placement for FPGAs","author":"xu","year":"2005","journal-title":"Proc IEEE Int Conf Field Program Logic Appl (FPL)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1575774.1575777"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2478963"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980085"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412103"},{"key":"ref29","first-page":"213","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"Proc IEEE Int Conf Field Program Logic Appl (FPL)"},{"key":"ref2","first-page":"167","article-title":"FPGAs in the cloud","author":"constantinides","year":"2017","journal-title":"Proc ACM Symp FPGAs"},{"key":"ref1","first-page":"45","article-title":"FPGA place & route challenges","author":"aggarwal","year":"2014","journal-title":"Proc ACM Int Symp Phys Design (ISPD)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2114950"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380635"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357975"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(95)00008-4"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980083"},{"key":"ref26","first-page":"1","article-title":"Hierarchical FPGA clustering based on multilevel partitioning approach to improve routability and reduce power dissipation","author":"marrakchi","year":"2005","journal-title":"Proc IEEE Reconfigurable Computing and FPGAs"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842812"},{"key":"ref50","first-page":"1","article-title":"A congestion driven placement algorithm for FPGA synthesis","author":"zhuo","year":"2006","journal-title":"Proc IEEE Int Conf Field Program Logic Appl (FPL)"},{"key":"ref51","first-page":"690","article-title":"Risa: Accurate and efficient placement routability modeling","author":"cheng","year":"1994","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref57","year":"0","journal-title":"Boost Graph Library"},{"key":"ref56","year":"0","journal-title":"lpsolve"},{"key":"ref55","year":"0","journal-title":"PaToH"},{"key":"ref54","author":"cormen","year":"2009","journal-title":"Introduction to Algorithms"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/62038.62043"},{"key":"ref52","first-page":"48","article-title":"An efficient and effective detailed placement algorithm","author":"pan","year":"2005","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370567"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605448"},{"key":"ref40","first-page":"1","article-title":"Routing-architecture-aware analytical placement for heterogeneous FPGAs","author":"chen","year":"2015","journal-title":"Proc ACM\/IEEE Design Autom Conf (DAC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024908"},{"key":"ref13","first-page":"21","article-title":"Towards interconnect-adaptive packing for FPGAs","author":"luu","year":"2014","journal-title":"Proc ACM Symp FPGAs"},{"key":"ref14","first-page":"501","article-title":"A novel wirelength-driven packing algorithm for FPGAs with adaptive logic modules","author":"wu","year":"2014","journal-title":"Proc IEEE\/ACM Asia South Pac Des Autom Conf (ASPDAC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2629579"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/92.748202"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1155\/2000\/19436"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.823353"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055179"},{"key":"ref4","year":"2017","journal-title":"Virtex UltraScale Product Table"},{"key":"ref3","first-page":"3","article-title":"The role of FPGAs in deep learning","author":"ling","year":"2017","journal-title":"Proc ACM Symp FPGAs"},{"key":"ref6","first-page":"147","article-title":"Towards scalable placement for FPGAs","author":"bian","year":"2010","journal-title":"Proc ACM Symp FPGAs"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1145\/2872334.2886419","article-title":"Routability-driven FPGA placement contest","author":"yang","year":"2016","journal-title":"Proc ACM Int Symp Phys Design (ISPD)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606687"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1201\/9781420013481"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925783"},{"key":"ref9","first-page":"37","article-title":"Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density","author":"marquardt","year":"1999","journal-title":"Proc ACM Symp FPGAs"},{"key":"ref46","article-title":"Method and system for high speed detailed placement of cells within an integrated circuit design","author":"hill","year":"2002"},{"key":"ref45","first-page":"135","article-title":"Improving FPGA performance and area using an adaptive logic module","author":"hutton","year":"2004","journal-title":"Proc IEEE Int Conf Field Program Logic Appl (FPL)"},{"key":"ref48","first-page":"17","article-title":"An O(V1\/2E) algorithm for finding maximum matching in general graphs","author":"micali","year":"1980","journal-title":"Proc IEEE Symp Found Comput Sci (FOCS)"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980084"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1117278.1117280"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147033"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320013"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_18"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8467416\/08122004.pdf?arnumber=8122004","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,9]],"date-time":"2022-08-09T14:18:44Z","timestamp":1660054724000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8122004\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":57,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2778058","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}