{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,21]],"date-time":"2026-10-21T14:12:03Z","timestamp":1792591923490,"version":"4.5.0"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61432017"],"award-info":[{"award-number":["61432017"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61504153"],"award-info":[{"award-number":["61504153"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61532017"],"award-info":[{"award-number":["61532017"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61402146"],"award-info":[{"award-number":["61402146"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61521092"],"award-info":[{"award-number":["61521092"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"crossref","award":["2016YFF0203500"],"award-info":[{"award-number":["2016YFF0203500"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tcad.2017.2778060","type":"journal-article","created":{"date-parts":[[2017,12,4]],"date-time":"2017-12-04T19:19:47Z","timestamp":1512415187000},"page":"1971-1984","source":"Crossref","is-referenced-by-count":17,"title":["A Case of On-Chip Memory Subsystem Design for Low-Power CNN Accelerators"],"prefix":"10.1109","volume":"37","author":[{"given":"Ying","family":"Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huawei","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967068"},{"key":"ref32","first-page":"694","article-title":"RNA: A reconfigurable architecture for hardware neural acceleration","author":"tu","year":"2015","journal-title":"Proc DATE"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2688340"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815993"},{"key":"ref10","first-page":"1","article-title":"From high-level deep neural models to FPGAs","author":"sharma","year":"2016","journal-title":"Proc MICRO"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1145\/2644865.2541967","article-title":"DianNao: A small-footprint high-throughput accelerator for ubiquitous machine-learning","volume":"49","author":"chen","year":"2014","journal-title":"ACM SIGPLAN Notices"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694358"},{"key":"ref13","article-title":"Brain-inspired computing for advanced image and pattern recognition","author":"duranton","year":"2016","journal-title":"Proc Leti Devices Workshop"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1145\/3007787.3001163","article-title":"EIE: Efficient inference engine on compressed deep neural network","author":"han","year":"2016","journal-title":"Proc Int Symp Comput Archit (ISCA)"},{"key":"ref15","first-page":"1","article-title":"Cnvlutin: Ineffectual-neuron-free deep neural network computing","author":"albericio","year":"2016","journal-title":"Proc ISCA"},{"key":"ref16","first-page":"262","article-title":"14.5 eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks","author":"chen","year":"2016","journal-title":"Proc ISSCC"},{"key":"ref17","first-page":"1","article-title":"C-Brain: A deep learning accelerator that tames the diversity of CNNs through adaptive data-level parallelization","author":"song","year":"2016","journal-title":"Proc DAC"},{"key":"ref18","author":"shi","year":"2008","journal-title":"Image and Video Compression for Multimedia Engineering Fundamentals Algorithms and Standards"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1009780"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref27","year":"0","journal-title":"CACTI 6 5"},{"key":"ref3","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding","author":"han","year":"2016","journal-title":"Proc Int Conf Learn Represent"},{"key":"ref6","first-page":"109","article-title":"NeuFlow: A runtime reconfigurable dataflow processor for vision","author":"farabet","year":"2011","journal-title":"Proc CVPR Workshop"},{"key":"ref29","first-page":"701","article-title":"ApproxANN: An approximate computing framework for artificial neural network","author":"zhang","year":"2015","journal-title":"Proc DATE"},{"key":"ref5","first-page":"273","article-title":"A programmable parallel accelerator for learning and classification","author":"cadambi","year":"2010","journal-title":"Proc PACT"},{"key":"ref8","first-page":"129","article-title":"Low power convolutional neural networks on a chip","author":"wang","year":"2016","journal-title":"Proc ISCAS"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1145\/2684746.2689060","article-title":"Optimizing FPGA-based accelerator design for deep convolutional neural networks","author":"zhang","year":"2015","journal-title":"Proc FPGA"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-24553-9_83"},{"key":"ref9","first-page":"1","article-title":"NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints","author":"ji","year":"2016","journal-title":"Proc MICRO"},{"key":"ref1","first-page":"2074","article-title":"Learning structured sparsity in deep neural networks","author":"wen","year":"2016","journal-title":"Proc NIPS"},{"key":"ref20","first-page":"212","article-title":"Adaptive cache compression for high-performance processors","author":"alameldeen","year":"2004","journal-title":"Proc ISCA"},{"key":"ref22","year":"0","journal-title":"The Nangate Open Cell Library 45nm FreePDK"},{"key":"ref21","first-page":"2849","article-title":"Fixed point quantization of deep convolutional networks","author":"lin","year":"2016","journal-title":"Proc ICML"},{"key":"ref24","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc NIPS"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2647868.2654889"},{"key":"ref26","first-page":"377","article-title":"Base-delta-immediate compression: Practical data compression for on-chip caches","author":"pekhimenko","year":"2012","journal-title":"Proc PACT"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8467416\/08165964.pdf?arnumber=8165964","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,9]],"date-time":"2022-08-09T22:01:48Z","timestamp":1660082508000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8165964\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":33,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2778060","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}