{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:36Z","timestamp":1740132036996,"version":"3.37.3"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100002920","name":"Research Grants Council, University Grants Committee","doi-asserted-by":"publisher","award":["GRF16235616","FSGRF15EG04"],"award-info":[{"award-number":["GRF16235616","FSGRF15EG04"]}],"id":[{"id":"10.13039\/501100002920","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tcad.2017.2778080","type":"journal-article","created":{"date-parts":[[2017,11,28]],"date-time":"2017-11-28T19:09:38Z","timestamp":1511896178000},"page":"2076-2086","source":"Crossref","is-referenced-by-count":4,"title":["Workload-Aware Adaptive Power Delivery System Management for Many-Core Processors"],"prefix":"10.1109","volume":"37","author":[{"given":"Haoran","family":"Li","sequence":"first","affiliation":[]},{"given":"Jiang","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Zhe","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Rafael K. V.","family":"Maeda","sequence":"additional","affiliation":[]},{"given":"Peng","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Zhongyuan","family":"Tian","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"1","article-title":"Optimal design of monolithic integrated DC–DC converters","author":"schrom","year":"2006","journal-title":"Proc IEEE Int Conf Integr Circuit Des Technol"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445577"},{"key":"ref33","first-page":"624","article-title":"Understanding voltage variations in chip multiprocessors using a distributed power-delivery network","volume":"1","author":"gupta","year":"2007","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853199"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358086"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2227821"},{"key":"ref37","first-page":"290","article-title":"FinCACTI: Architectural analysis and modeling of caches with deeply-scaled FinFET devices","author":"shafaei","year":"2014","journal-title":"Proc Int Symp Very Large Scale Integr"},{"key":"ref36","doi-asserted-by":"crossref","DOI":"10.1145\/2857058.2857066","article-title":"JADE: A heterogeneous multiprocessor system simulation platform using recorded and statistical application models","author":"maeda","year":"2016","journal-title":"Proc HiPEAC Workshop Adv Interconnect Solutions Technol Emerg Comput Syst"},{"journal-title":"Intel Xeon Processor Product Families","year":"2015","key":"ref35"},{"key":"ref34","first-page":"37","article-title":"A 400 amp fully integrated silicon voltage regulator with in-die magnetically coupled embedded inductors","author":"dibene","year":"0"},{"key":"ref10","first-page":"1","article-title":"Efficiency improvement in multiphase converter by changing dynamically the number of phases","author":"zumel","year":"2006","journal-title":"Proc IEEE Power Electron Specialists Conf (PESC) Rec"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902204"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2010.2049374"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.859572"},{"key":"ref13","first-page":"1716","article-title":"Skip cycle modulation in switching DC–DC converter","volume":"2","author":"luo","year":"2002","journal-title":"Proc IEEE Int Conf Commun Circuits Syst West Sino Expo"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2007.904232"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2017437"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2230408"},{"key":"ref17","first-page":"1","article-title":"Agileregulator: A hybrid voltage regulator scheme redeeming dark silicon for power efficiency in a multicore architecture","author":"yan","year":"2012","journal-title":"Proc IEEE Int Symp High Perform Comp Archit"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2282287"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2257900"},{"journal-title":"Bourns","year":"2015","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2413400"},{"journal-title":"MOSIS Integrated Circuit Fabrication Service","year":"2015","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822773"},{"key":"ref6","first-page":"1208","article-title":"Efficiency optimization of integrated DC–DC buck converters","author":"sizikov","year":"2010","journal-title":"Proc IEEE Int Conf Electron Circuits and Syst"},{"journal-title":"Murata","year":"2015","key":"ref29"},{"key":"ref5","first-page":"432","article-title":"FIVR—Fully integrated voltage regulators on 4th generation Intel?Core $^{TM}$ SoCs","author":"burton","year":"2014","journal-title":"Proc IEEE Applied Power Electronics Conf Expo (APEC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2011.2116122"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2221237"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2235084"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2198891"},{"key":"ref1","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"Proc Ann Int Symp Comput Archit (ISCA)"},{"key":"ref20","first-page":"98","article-title":"5.2 Distributed system of digitally controlled microregulators enabling per-core DVFS for the POWER8TM microprocessor","volume":"57","author":"toprak-deniz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842837"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.06.003"},{"key":"ref24","first-page":"449","article-title":"Energy-efficient power delivery system paradigms for many-core processors","volume":"36","author":"li","year":"2017","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2007.904237"},{"journal-title":"Fairchild Semiconductor","year":"2015","key":"ref26"},{"key":"ref25","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"2008","journal-title":"Proc Int Symp High Perform Comput Archit"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8467416\/08122040.pdf?arnumber=8122040","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,9]],"date-time":"2022-08-09T14:18:55Z","timestamp":1660054735000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8122040\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":40,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2778080","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}