{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:36Z","timestamp":1740132036783,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61432017","61532017","61504153","61521092"],"award-info":[{"award-number":["61432017","61532017","61504153","61521092"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"crossref","award":["2016YFF0203500"],"award-info":[{"award-number":["2016YFF0203500"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tcad.2017.2778084","type":"journal-article","created":{"date-parts":[[2017,11,28]],"date-time":"2017-11-28T19:09:38Z","timestamp":1511896178000},"page":"2166-2179","source":"Crossref","is-referenced-by-count":2,"title":["On Trace Buffer Reuse-Based Trigger Generation in Post-Silicon Debug"],"prefix":"10.1109","volume":"37","author":[{"given":"Yun","family":"Cheng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huawei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ying","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haihua","family":"Shen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TC.2011.34"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TC.2013.107"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/360825.360855"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/1452335.1452339"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1007\/978-1-4020-8586-4"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TC.2006.22"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/12.641938"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/TC.2005.122"},{"key":"ref18","first-page":"464","article-title":"Perfect hashing functions for hardware applications","author":"ramakrishna","year":"1991","journal-title":"Proc Int Conf Data Eng"},{"year":"2017","journal-title":"PyEDA","key":"ref19"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/TCAD.2008.2009158","article-title":"Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug","volume":"28","author":"ho","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref3","first-page":"262","article-title":"On signal tracing in post-silicon validation","author":"xu","year":"2010","journal-title":"Proc ASP-DAC"},{"key":"ref6","first-page":"1","article-title":"Debug of the CELL processor: Moving the lab into silicon","author":"riley","year":"2006","journal-title":"Proc ITC"},{"year":"2017","journal-title":"Coresight Debug and Trace","key":"ref5"},{"key":"ref8","first-page":"256","article-title":"On automated trigger event generation in post-silicon validation","author":"ko","year":"2008","journal-title":"Proc DATE"},{"key":"ref7","first-page":"514","article-title":"Automatic generation of breakpoint hardware for silicon debug","author":"vermeulen","year":"2004","journal-title":"Proc DAC"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/1837274.1837300"},{"key":"ref1","first-page":"7","article-title":"A reconfigurable design-for-debug infrastructure for SoCs","author":"abramovici","year":"2006","journal-title":"Proc DAC"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TC.2011.192"},{"year":"2017","journal-title":"AXI3 Checker","key":"ref20"},{"year":"2017","journal-title":"Integrated Logic Analyzer (ILA)","key":"ref22"},{"year":"2017","journal-title":"SignalTap II Embedded Logic Analyzer","key":"ref21"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.2307\/2315408"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8467416\/08122064.pdf?arnumber=8122064","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:47Z","timestamp":1642004927000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8122064\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":23,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2778084","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}