{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T20:32:10Z","timestamp":1783715530070,"version":"3.55.0"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2502"],"award-info":[{"award-number":["2502"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2503"],"award-info":[{"award-number":["2503"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tcad.2017.2778254","type":"journal-article","created":{"date-parts":[[2017,11,29]],"date-time":"2017-11-29T19:38:10Z","timestamp":1511984290000},"page":"2098-2110","source":"Crossref","is-referenced-by-count":4,"title":["Workload-Aware Static Aging Monitoring and Mitigation of Timing-Critical Flip-Flops"],"prefix":"10.1109","volume":"37","author":[{"given":"Arunkumar","family":"Vijayan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saman","family":"Kiamehr","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fabian","family":"Oboril","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref38","year":"2017","journal-title":"Nangate 45 nm Open Cell Library v1 3"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1063\/1.1604480"},{"key":"ref32","year":"2012","journal-title":"ARM Cortex-A9 Technical Reference Manual"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"265","DOI":"10.7873\/DATE.2015.0208","article-title":"High-resolution online power monitoring for modern microprocessors","author":"oboril","year":"2015","journal-title":"Proc Design Automat Test Europe Conf Exhib"},{"key":"ref30","year":"2017","journal-title":"SPARC"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000067"},{"key":"ref36","author":"gaisler","year":"2001","journal-title":"The LEON Processor User’s Manual Version 2 3 7"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.12.002"},{"key":"ref34","article-title":"Recent trends in bias temperature instability","volume":"29","author":"kaczer","year":"2011","journal-title":"J Vac Sci Technol B Nanotechnol Microelectron Mater Process Meas Phenom"},{"key":"ref10","first-page":"439","article-title":"Analysis of reliability of flip-flops under transistor aging effects in nano-scale CMOS technology","author":"rao","year":"2011","journal-title":"Proc Int Conf Comput Design (ICCD)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.07.044"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/2.318580"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"652","DOI":"10.1109\/ISQED.2010.5450509","article-title":"Multi-corner, energy-delay optimized, NBTI-aware flip-flop design","author":"abrishami","year":"2010","journal-title":"Proc Int Symp Quality Electronic Design (ISQED)"},{"key":"ref13","first-page":"191","article-title":"Analysis and optimization of flip-flops under process and runtime variations","author":"golanbari","year":"2015","journal-title":"Proc Int Symp Quality Electronic Design (ISQED)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2037637"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2015.7138775"},{"key":"ref16","first-page":"269","article-title":"Analyzing the BTI effect on multi-bit retention registers","volume":"274","author":"lin","year":"2015","journal-title":"Proc Int Syst Appl Int Comput Symp (ICS)"},{"key":"ref17","first-page":"176","article-title":"Workload-aware static aging monitoring of timing-critical flip-flops","author":"vijayan","year":"2017","journal-title":"Proc Asia South Pacific Des Autom Conf (ASP-DAC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.913755"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.68"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4684-2001-2_9"},{"key":"ref4","first-page":"30","article-title":"Overview of health monitoring techniques for reliability","author":"deb","year":"2016","journal-title":"Proc ERMAVSS DATE"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.840856"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751862"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784542"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.165"},{"key":"ref5","first-page":"2f.2.1","article-title":"Aging statistics based on trapping\/detrapping: Silicon evidence, modeling and long-term prediction","author":"velamala","year":"0","journal-title":"Proc Int Rel Phys Symp (IRPS)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2348839.2348849"},{"key":"ref7","first-page":"428","article-title":"Failure diagnosis of asymmetric aging under NBTI","author":"velamala","year":"2011","journal-title":"Proc Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936352"},{"key":"ref9","first-page":"328","article-title":"Gate replacement techniques for simultaneous leakage and aging optimization","author":"wang","year":"2009","journal-title":"Proc Conf Design Autom Test Europe"},{"key":"ref1","year":"2017","journal-title":"ITRS"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2014.2308140"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2013.2237910"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936263"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1109\/MICRO.2007.11","article-title":"Penelope: The NBTI-aware processor","author":"abella","year":"2007","journal-title":"Proc 40th Annu IEEE\/ACM Int Symp Microarchit"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2210381"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2315882"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8467416\/08123834.pdf?arnumber=8123834","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:47Z","timestamp":1642004927000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8123834\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":40,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2778254","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}