{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,9]],"date-time":"2026-10-09T19:58:29Z","timestamp":1791575909008,"version":"4.3.4"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tcad.2017.2783302","type":"journal-article","created":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T19:20:12Z","timestamp":1513192812000},"page":"2125-2138","source":"Crossref","is-referenced-by-count":30,"title":["Adaptive Test With Test Escape Estimation for Mixed-Signal ICs"],"prefix":"10.1109","volume":"37","author":[{"given":"Haralampos-G.","family":"Stratigopoulos","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christian","family":"Streitwieser","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"1389","DOI":"10.7873\/DATE.2015.0233","article-title":"Combining adaptive alternate test and multi-site","author":"l\u00e9ger","year":"2015","journal-title":"Proc Design Automat Test Europe Conf Exhib"},{"key":"ref38","first-page":"234","article-title":"Test cost minimization through adaptive test development","author":"chen","year":"2008","journal-title":"Proc IEEE Int Conf Comput Design"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2205027"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2181846"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630098"},{"key":"ref30","first-page":"1","article-title":"Wafer-level process variation-driven probe-test flow selection for test cost reduction in analog\/RF ICs","author":"ahmadi","year":"2016","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"ref37","first-page":"1","article-title":"Analog fault coverage improvement using final-test dynamic part average testing","author":"dobbelaere","year":"2016","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2206552"},{"key":"ref35","first-page":"1","article-title":"Multidimensional parametric test set optimization of wafer probe data for predicting in field failures and setting tighter test limits","author":"drmanac","year":"2011","journal-title":"Proc Design Autom Test Europe Conf"},{"key":"ref34","first-page":"1","article-title":"Cost effective outliers screening with moving limits and correlation testing for analogue ICs","author":"fang","year":"2006","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907232"},{"key":"ref40","first-page":"257","article-title":"Maintaining accuracy of test compaction through adaptive re-learning","author":"biswas","year":"2009","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2205480"},{"key":"ref12","first-page":"1","article-title":"Making predictive analog\/RF alternate test strategy independent of training set size","author":"ayari","year":"2012","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2014.2361722"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2360458"},{"key":"ref15","first-page":"1","article-title":"Fault simulation for analog test coverage","author":"sequeira","year":"2016","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.118"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.2179370"},{"key":"ref18","first-page":"902","article-title":"Real-time test data acquisition and data processing enabling closed loop control systems for adaptive test","author":"streitwieser","year":"2016","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139173"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966714"},{"key":"ref4","first-page":"1","article-title":"Automatic test signal generation for mixed-signal integrated circuits using circuit partitioning and interval analysis","author":"coyette","year":"2016","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2193580"},{"key":"ref3","first-page":"1","article-title":"Practical random sampling of potential defects for analog fault simulation","author":"sunter","year":"2014","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2008.917196"},{"key":"ref29","first-page":"1","article-title":"Real-time adaptive test algorithm including test escape estimation method","author":"streitwieser","year":"2015","journal-title":"Proc Int Mixed Signal Test Workshop"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855962"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2602387"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017542"},{"key":"ref2","first-page":"1","article-title":"Test time reduction in analogue\/mixed-signal devices by defect oriented testing: An industrial example","author":"hashempour","year":"2011","journal-title":"Proc Design Autom Test Europe Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.986428"},{"key":"ref1","first-page":"1","article-title":"Structural approach for built-in tests in RF devices","author":"mannath","year":"2010","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2535902"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2305835"},{"key":"ref21","first-page":"1","article-title":"Adaptive testing—Cost reduction through test pattern sampling","author":"grady","year":"2013","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.143"},{"key":"ref41","year":"2011","journal-title":"Guidelines for Part Average Testing"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033795"},{"key":"ref26","first-page":"1","article-title":"Statistical analysis and optimization of parametric delay test","author":"wu","year":"2007","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref25","first-page":"312","article-title":"Variance reduction and outliers: Statistical analysis of semiconductor test data","author":"daasch","year":"2005","journal-title":"Proc IEEE Int Test Conf"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8467416\/08194877.pdf?arnumber=8194877","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:47Z","timestamp":1642004927000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8194877\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":41,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2783302","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}