{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T22:28:33Z","timestamp":1766269713214,"version":"3.37.3"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/P010040\/1","EP\/I020357\/1","EP\/K034448\/1"],"award-info":[{"award-number":["EP\/P010040\/1","EP\/I020357\/1","EP\/K034448\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000287","name":"Royal Academy of Engineering","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000287","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Imagination Technologies"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/tcad.2017.2783363","type":"journal-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T19:23:51Z","timestamp":1513279431000},"page":"1802-1815","source":"Crossref","is-referenced-by-count":27,"title":["Polyhedral-Based Dynamic Loop Pipelining for High-Level Synthesis"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4277-1802","authenticated-orcid":false,"given":"Junyi","family":"Liu","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6735-5533","authenticated-orcid":false,"given":"John","family":"Wickerson","sequence":"additional","affiliation":[]},{"given":"Samuel","family":"Bayliss","sequence":"additional","affiliation":[]},{"given":"George A.","family":"Constantinides","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2017","journal-title":"Livermore Loops Coded in C","key":"ref38"},{"year":"2017","journal-title":"Clang","key":"ref33"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1007\/s10766-006-0012-3"},{"key":"ref31","first-page":"299","article-title":"isl: An integer set library for the polyhedral model","author":"verdoolaege","year":"2010","journal-title":"Proc Int Conf on Mathematical Software (ICMS '10)"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1023\/A:1008069920230"},{"year":"2017","journal-title":"Gaussian elimination with pivoting","key":"ref37"},{"year":"2017","journal-title":"Polybench","key":"ref36"},{"year":"0","journal-title":"PoTHoLeS Polyhedral Compilation Tool for High Level Synthesis","key":"ref35"},{"key":"ref34","first-page":"1","article-title":"Polyhedral extraction tool","author":"verdoolaege","year":"2012","journal-title":"Proceedings of the International Workshop on Polyhedral Compilation Techniques (IMPACT'12)"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/FPL.2014.6927490"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TCAD.2012.2228270"},{"key":"ref12","article-title":"Throughput optimization for high-level synthesis using resource constraints","author":"li","year":"2014","journal-title":"Proceedings of the International Workshop on Polyhedral Compilation Techniques (IMPACT'12)"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1145\/1379022.1375595","article-title":"A practical automatic polyhedral parallelizer and locality optimizer","volume":"43","author":"bondhugula","year":"2008","journal-title":"In SIGPLAN Notices"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ICCAD.2015.7372553"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1145\/2463209.2488796"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1145\/3020078.3021754"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1142\/S0129626412500107"},{"key":"ref18","first-page":"2006","article-title":"Graphite: Polyhedral analyses and optimizations for GCC","author":"pop","year":"2006","journal-title":"Proc GCC Developers Summit"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/FCCM.2007.18"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1145\/3079079.3079098"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1007\/BF02477176","article-title":"The mapping of linear recurrence equations on regular arrays","volume":"1","author":"quinton","year":"1989","journal-title":"J VLSI Signal Process Syst Signal Image Video Technol"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/CGO.2017.7863748"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/1950413.1950423"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/FCCM.2016.27"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1007\/BF01407931"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/FCCM.2015.31"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/192724.192731"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/960116.54022"},{"year":"2017","journal-title":"Intel FPGA SDK for OpenCL Programming Guide","key":"ref2"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ICCAD.2013.6691121"},{"year":"2017","journal-title":"Vivado Design Suite User Guide High-Level Synthesis","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1145\/2145694.2145727"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1145\/2554688.2554780"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1145\/2435264.2435273"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1007\/s10766-013-0259-4"},{"key":"ref23","first-page":"283","article-title":"The polyhedral model is more widely applicable than you think","author":"benabderrahmane","year":"2010","journal-title":"Proc 19th Joint Eur Conf Theory Pract Softw Int Conf Compiler Construct (CC\/ETAPS)"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1145\/2581122.2544141"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1145\/2838734"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8440579\/08207646.pdf?arnumber=8207646","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T16:39:04Z","timestamp":1643215144000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8207646\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":38,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2783363","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}