{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:06:26Z","timestamp":1766066786094,"version":"3.37.3"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1744082","CCF-1725456"],"award-info":[{"award-number":["CCF-1744082","CCF-1725456"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000015","name":"Department of Energy","doi-asserted-by":"crossref","award":["DE-SC0018064"],"award-info":[{"award-number":["DE-SC0018064"]}],"id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"crossref","award":["61472322","91538202","91338103"],"award-info":[{"award-number":["61472322","91538202","91338103"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tcad.2017.2783860","type":"journal-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T19:23:51Z","timestamp":1513279431000},"page":"1985-1998","source":"Crossref","is-referenced-by-count":5,"title":["TriZone: A Design of MLC STT-RAM Cache for Combined Performance, Energy, and Reliability Optimizations"],"prefix":"10.1109","volume":"37","author":[{"given":"Zihao","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mengjie","family":"Mao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tao","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xue","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wujie","family":"Wen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hai","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Danghui","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yukui","family":"Pei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ning","family":"Ge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"229","article-title":"Variable-energy write STT-RAM architecture with bit-wise write-completion monitoring","author":"zheng","year":"2013","journal-title":"Proc Int Symp Low-Power Electronics Design"},{"key":"ref38","first-page":"88","article-title":"Probabilistic design methodology to improve run-time stability and performance of STT-RAM caches","author":"bi","year":"2012","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337200"},{"key":"ref32","first-page":"1319","article-title":"An efficient hardware architecture for a neural network activation function generator","author":"larkin","year":"2006","journal-title":"Advances in Neural Networks"},{"key":"ref31","first-page":"269","article-title":"DianNao: A small-footprint high-throughput accelerator for ubiquitous machine-learning","author":"chen","year":"2014","journal-title":"Proc 6th Int Conf Archit Support Program Lang Oper Syst"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339668"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1145\/1687399.1687448","article-title":"Energy reduction for STT-RAM using early write termination","author":"zhou","year":"2009","journal-title":"Proc IEEE Int Conf Comput -Aided Design"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"ref35","first-page":"1285","article-title":"A holistic TRI-region MLC STT-RAM design with combined performance, energy, and reliability optimizations","author":"wen","year":"2016","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/635506.605403"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228521"},{"key":"ref40","first-page":"1","article-title":"Asynchronous asymmetrical write termination (AAWT) for a low power STT-MRAM","author":"bishnoi","year":"2014","journal-title":"Proc Design Autom Testing of Europe (DATE)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556126"},{"key":"ref12","first-page":"1","article-title":"State-restrict MLC STT-RAM designs for high-reliable high-performance memory system","author":"wen","year":"2014","journal-title":"Proc 51st Annu Design Autom Conf"},{"key":"ref13","first-page":"83","article-title":"Ternary cache: Three-valued MLC STT-RAM caches","author":"hong","year":"2014","journal-title":"Proc IEEE Int Conf Comput Design"},{"key":"ref14","first-page":"13","article-title":"Adaptive placement and migration policy for an STT-RAM-based hybrid cache","author":"wang","year":"2014","journal-title":"Proc IEEE 20th Int Symp High Perform Comput Archit"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105370"},{"key":"ref16","first-page":"1313","article-title":"Asymmetry of MTJ switching and its implication to STT-RAM designs","author":"zhang","year":"2012","journal-title":"Proc Conf Design Autom Test Europe"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228580"},{"key":"ref18","first-page":"461","article-title":"Energy-efficient cache design using variable-strength error-correcting codes","author":"alameldeen","year":"2011","journal-title":"Proc 38th IEEE Int Symp Comput Archit"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1002\/0471739219"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref4","first-page":"480","article-title":"2Mb spin-transfer torque RAM (SPRAM) with bit-by-bit bidirectional current write and parallelizing-direction current read","author":"kawahara","year":"2007","journal-title":"Proc IEEE Int Solid State Circuits Conf"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref6","first-page":"429","article-title":"Unleashing the potential of MLC STT-RAM caches","author":"bi","year":"2013","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref5","first-page":"462","article-title":"A 90nm 12ns 32Mb 2t1MTJ MRAM","author":"nebashi","year":"2009","journal-title":"Proc IEEE Int Solid State Circuits Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2203589"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463592"},{"journal-title":"Second generation mram Spin torque technology","year":"2016","key":"ref2"},{"key":"ref9","first-page":"720","article-title":"A statistical STT-RAM retention model for fast memory subsystem designs","author":"liu","year":"2017","journal-title":"Proc Asia South Pacific Design Autom Conf (ASP-DAC)"},{"key":"ref1","first-page":"239","article-title":"A novel architecture of the 3D stacked MRAM l2 cache for CMPS","author":"sun","year":"2009","journal-title":"Proc IEEE 15th Int Symp High Perform Comput Archit"},{"key":"ref46","first-page":"111","article-title":"Fair cache sharing and partitioning in a chip multiprocessor architecture","author":"kim","year":"2004","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488861"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995703"},{"key":"ref48","first-page":"318","article-title":"Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach","author":"bitirgen","year":"2008","journal-title":"Proc 41st Annu IEEE\/ACM Int Symp Microarchit"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/12.926155"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1971.1054655"},{"key":"ref42","first-page":"1","article-title":"CD-ECC: Content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors","author":"wen","year":"2013","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2014.2322387"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/384286.264211"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333708"},{"key":"ref26","first-page":"526","article-title":"Multi-level cell STT-RAM: Is it realistic or just a dream?","author":"zhang","year":"2012","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref43","first-page":"320","article-title":"CAFO: Cost aware flip optimization for asymmetric memories","author":"maddah","year":"2015","journal-title":"Proc IEEE 21st Int Symp High Perform Comput Archit"},{"key":"ref25","volume":"3","author":"haykin","year":"2009","journal-title":"Neural Networks and Learning Machines"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/43\/8467416\/8207583-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8467416\/08207583.pdf?arnumber=8207583","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,29]],"date-time":"2024-06-29T18:46:11Z","timestamp":1719686771000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8207583\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":48,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2783860","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}