{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:38Z","timestamp":1740132038769,"version":"3.37.3"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","award":["#205244"],"award-info":[{"award-number":["#205244"]}],"id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004261","name":"Research and Development Corporation of Newfoundland and Labrador","doi-asserted-by":"publisher","award":["#210164","#208685"],"award-info":[{"award-number":["#210164","#208685"]}],"id":[{"id":"10.13039\/501100004261","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000196","name":"Canada Foundation for Innovation","doi-asserted-by":"publisher","award":["#209188"],"award-info":[{"award-number":["#209188"]}],"id":[{"id":"10.13039\/501100000196","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Memorial University","award":["#205194"],"award-info":[{"award-number":["#205194"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tcad.2018.2789728","type":"journal-article","created":{"date-parts":[[2018,1,4]],"date-time":"2018-01-04T22:55:09Z","timestamp":1515106509000},"page":"1999-2012","source":"Crossref","is-referenced-by-count":1,"title":["Density-Uniformity-Aware Analog Layout Retargeting"],"prefix":"10.1109","volume":"37","author":[{"given":"Gholamreza","family":"Shomalnasab","sequence":"first","affiliation":[]},{"given":"Lihong","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"40","article-title":"Efficient analog layout prototyping by layout reuse with routing preservation","author":"chin","year":"2013","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2418312"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.752928"},{"key":"ref13","first-page":"523","article-title":"Monte-Carlo algorithms for layout density control","author":"chen","year":"2000","journal-title":"Proc Asia South Pacific Des Autom Conf (ASP-DAC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.802278"},{"key":"ref15","first-page":"22","article-title":"Performance-impact limited area fill synthesis","author":"chen","year":"2003","journal-title":"Proc Design Autom Conf (DAC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925786"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2088030"},{"key":"ref18","first-page":"334","article-title":"Critical area driven dummy fill insertion to improve manufacturing yield","author":"dhumane","year":"2012","journal-title":"Proc Int Symp Quality Electronic Design (ISQED)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2012.2190431"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009137"},{"key":"ref3","first-page":"617","article-title":"Recent research development and new challenges in analog layout synthesis","author":"lin","year":"2016","journal-title":"Proc Asia South Pacific Des Autom Conf (ASP-DAC)"},{"key":"ref6","first-page":"155","article-title":"A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits","author":"zhang","year":"2004","journal-title":"Proc Design Autom Conf (DAC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923417"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2269050"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2010.09.003"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907061"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2003.08.004"},{"key":"ref9","first-page":"517","article-title":"Fast analog layout prototyping for nanometer design migration","author":"weng","year":"2011","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2886097"},{"key":"ref21","first-page":"1","article-title":"High performance dummy fill insertion with coupling and uniformity constraints","author":"lin","year":"2015","journal-title":"Proc ACM\/IEEE Design Autom Conf (DAC)"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8467416\/08246572.pdf?arnumber=8246572","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:17:22Z","timestamp":1642004242000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8246572\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":21,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2789728","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}