{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:38Z","timestamp":1740132038761,"version":"3.37.3"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST-105-2221-E-007-120-MY3"],"award-info":[{"award-number":["MOST-105-2221-E-007-120-MY3"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tcad.2018.2789779","type":"journal-article","created":{"date-parts":[[2018,1,4]],"date-time":"2018-01-04T22:55:09Z","timestamp":1515106509000},"page":"2087-2097","source":"Crossref","is-referenced-by-count":6,"title":["Circuit and Methodology for Testing Small Delay Faults in the Clock Network"],"prefix":"10.1109","volume":"37","author":[{"given":"Shao-Fu","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhi-Yuan","family":"Wen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shi-Yu","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kun-Han","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wu-Tung","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"166","article-title":"Can clock faults be detected through functional test?","author":"metra","year":"2006","journal-title":"IEEE Design and Diagnosis of Electronic Circuits and Systems Proc"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.42"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.59"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2245375"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.881198"},{"key":"ref15","first-page":"404","article-title":"Multi-GHz clocking scheme for Intel(R) Pentium(R) 4 microprocessor","author":"kurd","year":"2001","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref16","first-page":"1031","article-title":"Small delay testing for TSVs in 3-D ICs","author":"huang","year":"2012","journal-title":"Proc IEEE Design Autom Conf"},{"key":"ref17","first-page":"5f1.1","article-title":"TSV defects and TSV-induced circuit failures: The third dimension in test and design-for-test","author":"chakrabarty","year":"2012","journal-title":"Proc Int Rel Phys Symp (IRPS)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228545"},{"key":"ref19","first-page":"1","article-title":"3D-IC interconnect test, diagnosis, and repair","author":"chi","year":"2013","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2567668"},{"key":"ref3","first-page":"2654","article-title":"Synthesis of 3D clock tree with pre-bond testability","author":"wang","year":"2013","journal-title":"Proc IEEE Int Conf Circuits Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784499"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2010.5490883"},{"key":"ref8","first-page":"326","article-title":"Electromigration behavior of 3D-IC TSV interconnects","author":"frank","year":"2012","journal-title":"Proc IEEE Electron Compon Technol Conf (ECTC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898527"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2287696.2287703"},{"key":"ref9","first-page":"799","article-title":"Fault simulation and test generation for clock delay faults","author":"higami","year":"2011","journal-title":"Proc IEEE Asia South Pac Des Autom Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2073724"},{"key":"ref20","first-page":"67","article-title":"At-speed BIST for interposer wires supporting on-the-spot diagnosis","author":"huang","year":"2013","journal-title":"Proc Int On-Line Test Symp"},{"key":"ref22","first-page":"162","article-title":"On-line transition-time monitoring for die-to-die interconnects in 3D ICs","author":"huang","year":"2014","journal-title":"Proc IEEE Asian Test Symp"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2316093"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2248070"},{"key":"ref23","first-page":"512","article-title":"Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation","author":"o\u2019brien","year":"1989","journal-title":"Proc Design Autom Conf"},{"journal-title":"CIC Reference Flow for Cell-Based IC Design","year":"2008","key":"ref25"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8467416\/08246582.pdf?arnumber=8246582","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:17:22Z","timestamp":1642004242000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8246582\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":25,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2789779","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}