{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T03:54:31Z","timestamp":1779249271614,"version":"3.51.4"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["104-2628-E-194-001-MY3"],"award-info":[{"award-number":["104-2628-E-194-001-MY3"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006978","name":"University of California Berkeley","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006978","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/tcad.2018.2791465","type":"journal-article","created":{"date-parts":[[2018,1,9]],"date-time":"2018-01-09T22:05:02Z","timestamp":1515535502000},"page":"3198-3205","source":"Crossref","is-referenced-by-count":4,"title":["SAT-Based Fault Equivalence Checking in Functional Safety Verification"],"prefix":"10.1109","volume":"37","author":[{"given":"Ai Quoc","family":"Dao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2292-2308","authenticated-orcid":false,"given":"Mark Po-Hung","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"836","article-title":"Improvements to combinational equivalence checking","author":"mishchenko","year":"2006","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147044"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860955"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM.1997.620351"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628891"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/12.73590"},{"key":"ref17","first-page":"502","author":"e\u00e9n","year":"2004","journal-title":"An extensible SAT-solver"},{"key":"ref18","year":"2017","journal-title":"Opencores Benchmarks"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref4","year":"2011"},{"key":"ref3","article-title":"Automotive safety and security in a verification continuum context","author":"forey","year":"2017","journal-title":"Proc Verification Futures Europe"},{"key":"ref6","first-page":"1","article-title":"ICCAD-2016 CAD contest in large-scale identical fault search","author":"wei","year":"2016","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747924"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-374364-0.50021-7"},{"key":"ref2","year":"2016","journal-title":"Berkeley Logic Synthesis and Verification Group ABC A system for sequential synthesis and verification"},{"key":"ref1","author":"wei","year":"2016","journal-title":"Identical Fault Search 2016 CAD Contest Problem A"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.264"},{"key":"ref20","year":"0","journal-title":"ISCAS89 Sequential Benchmark Circuits"},{"key":"ref22","year":"2017","journal-title":"OpenCore Benchmarks in BLIF Format"},{"key":"ref21","first-page":"230","article-title":"Benchmarking method and designs targeting logic synthesis for FPGAs","author":"pistorius","year":"2007","journal-title":"ACM\/IEEE Int Workshop Logic Synthesis"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/43\/8540963\/8252779-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8540963\/08252779.pdf?arnumber=8252779","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:47:50Z","timestamp":1649443670000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8252779\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":22,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2791465","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}