{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T15:01:38Z","timestamp":1761663698186,"version":"3.37.3"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Polish Ministry of Science and Higher Education","award":["DS-8133\/18"],"award-info":[{"award-number":["DS-8133\/18"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/tcad.2018.2801240","type":"journal-article","created":{"date-parts":[[2018,2,2]],"date-time":"2018-02-02T19:20:35Z","timestamp":1517599235000},"page":"3020-3030","source":"Crossref","is-referenced-by-count":15,"title":["Hardware Protection via Logic Locking Test Points"],"prefix":"10.1109","volume":"37","author":[{"given":"Michael","family":"Chen","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8697-9544","authenticated-orcid":false,"given":"Elham","family":"Moghaddam","sequence":"additional","affiliation":[]},{"given":"Nilanjan","family":"Mukherjee","sequence":"additional","affiliation":[]},{"given":"Janusz","family":"Rajski","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9722-2344","authenticated-orcid":false,"given":"Jerzy","family":"Tyszer","sequence":"additional","affiliation":[]},{"given":"Justyna","family":"Zawada","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193787"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1223640"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268981"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2437996"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2004.1319691"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2320516"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82333"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.45"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70215"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.7"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805826"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2016.24"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1997.643983"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref4","first-page":"658","article-title":"A novel combinational testability analysis by considering signal correlation","author":"chang","year":"1998","journal-title":"Proc ITC"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/196244.196285"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2014.2304492"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024805"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2602554"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041754"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49019-9"},{"article-title":"Integrated circuits protected against reverse engineering and method for fabricating the same using an apparent metal contact line terminating on field oxide","year":"2007","author":"baukus","key":"ref2"},{"key":"ref9","first-page":"1","article-title":"Hacking and protecting IC hardware","author":"hamdioui","year":"2014","journal-title":"Proc DATE"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342383"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.39"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref26","first-page":"253","article-title":"Test point insertion for scan-based BIST","author":"seiss","year":"1991","journal-title":"Proc ETC"},{"journal-title":"Algorithms in C++ Part 5 Graph Algorithms","year":"2002","author":"sedgewick","key":"ref25"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8540963\/08279504.pdf?arnumber=8279504","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:29:20Z","timestamp":1642004960000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8279504\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":34,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2801240","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}