{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,13]],"date-time":"2026-08-13T21:40:52Z","timestamp":1786657252517,"version":"3.56.0"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["WU 245\/16-1"],"award-info":[{"award-number":["WU 245\/16-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["WU 245\/17-1"],"award-info":[{"award-number":["WU 245\/17-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1109\/tcad.2018.2802871","type":"journal-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T19:14:32Z","timestamp":1517858072000},"page":"122-135","source":"Crossref","is-referenced-by-count":5,"title":["SWIFT: Switch-Level Fault Simulation on GPUs"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2296-1956","authenticated-orcid":false,"given":"Eric","family":"Schneider","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4536-8290","authenticated-orcid":false,"given":"Hans-Joachim","family":"Wunderlich","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796490"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295104"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2714564"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001324"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488843"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2158432"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391679"},{"key":"ref36","year":"2017","journal-title":"High Performance Computing (HPC) and Supercomputing | NVIDIA Tesla | NVIDIA"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2016.9"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2598560"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796514"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630056"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837369"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1978.tb02106.x"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323216"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.069"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2014.6847806"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.116"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1988.5307"},{"key":"ref23","first-page":"1237","article-title":"Variation-Aware Near Threshold Circuit Synthesis","author":"mohammad saber golanbari","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.917757"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207796"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4684-2001-2_9"},{"key":"ref51","author":"knuth","year":"1997","journal-title":"The Art of Computer Programming Volume 2 Seminumerical Algorithms"},{"key":"ref53","year":"2016","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378488"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.24"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.23"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2016.33"},{"key":"ref13","article-title":"SPICE (simulation program with integrated circuit emphasis)","author":"nagel","year":"1973"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512775"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676408"},{"key":"ref16","author":"srivastava","year":"2005","journal-title":"Statistical Analysis and Optimization for VLSI Timing and Power"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSNW.2010.5542612"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584088"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207853"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2016.7519316"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116301"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966731"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818740"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2010216"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2005.44"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/0165-6074(92)90387-M"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/43.9188"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470319"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2009.5195975"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/IIRW.2014.7049501"},{"key":"ref42","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/PROC.1983.12525","article-title":"circuit analysis, logic simulation, and design verification for vlsi","volume":"71","author":"ruehli","year":"1983","journal-title":"Proceedings of the IEEE"},{"key":"ref41","year":"0"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382597"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8581521\/08281468.pdf?arnumber=8281468","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:51Z","timestamp":1657746531000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8281468\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":53,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2802871","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,1]]}}}