{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,12]],"date-time":"2026-01-12T23:01:28Z","timestamp":1768258888668,"version":"3.49.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council","doi-asserted-by":"publisher","award":["NSC 106-2221-E-006-231-MY3"],"award-info":[{"award-number":["NSC 106-2221-E-006-231-MY3"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1109\/tcad.2018.2808241","type":"journal-article","created":{"date-parts":[[2018,2,21]],"date-time":"2018-02-21T19:27:45Z","timestamp":1519241265000},"page":"309-321","source":"Crossref","is-referenced-by-count":9,"title":["On-Chip Self-Test Methodology With All Deterministic Compressed Test Patterns Recorded in Scan Chains"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6690-0074","authenticated-orcid":false,"given":"Kuen-Jong","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7596-9145","authenticated-orcid":false,"given":"Bo-Ren","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1228-3402","authenticated-orcid":false,"given":"Michael Andreas","family":"Kochte","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990304"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.831593"},{"key":"ref12","first-page":"3","article-title":"Application of deterministic logic BIST on industrial circuits","volume":"17 nos","author":"kiefer","year":"2001","journal-title":"J Electron Test Theory Appl"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.43"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.26"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403590"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2606248"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2493548"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805865"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2561411"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288563"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"ref6","author":"mehta","year":"2012","journal-title":"Code Based Test Data Compression for SoC Testing Optimization of Time Power and Area Overhead"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref8","first-page":"237","article-title":"LFSR-coded test pattern for scan designs","author":"koenemann","year":"1991","journal-title":"Proc Eur Test Conf"},{"key":"ref7","first-page":"1","article-title":"X-press compactor for 1000\n$\\times$\n reduction of test data","author":"rajski","year":"2006","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref2","author":"wang","year":"2010","journal-title":"System-on-Chip Test Architectures Nanometer Design for Testability"},{"key":"ref9","first-page":"120","article-title":"Generation of vector patterns through reseeding of multiple-polynomial linear feedback shift registers","author":"hellebrand","year":"1992","journal-title":"Proc Int Test Conf"},{"key":"ref1","author":"wang","year":"2006","journal-title":"VLSI Test Principles and Architectures Design for Testability"},{"key":"ref20","author":"bush","year":"0","journal-title":"Rotor"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.11"},{"key":"ref21","year":"0","journal-title":"OpenSPARC T2"},{"key":"ref24","year":"2016","journal-title":"TetraMAX ATPG User Guide Version L-2016 03-SP3"},{"key":"ref23","year":"0","journal-title":"Tessent Testkompress User Guide Version v9_3"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355560"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781060"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8620168\/08299475.pdf?arnumber=8299475","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:09:43Z","timestamp":1657746583000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8299475\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":26,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2808241","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,2]]}}}