{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:50:40Z","timestamp":1774367440367,"version":"3.50.1"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/tcad.2018.2818688","type":"journal-article","created":{"date-parts":[[2018,3,23]],"date-time":"2018-03-23T18:17:46Z","timestamp":1521829066000},"page":"562-575","source":"Crossref","is-referenced-by-count":10,"title":["Fault Awareness for Memory BIST Architecture Shaped by Multidimensional Prediction Mechanism"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9709-8336","authenticated-orcid":false,"given":"Gurgen","family":"Harutyunyan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samvel","family":"Shoukourian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yervant","family":"Zorian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2016.7807738"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2014.7027088"},{"key":"ref10","first-page":"708","article-title":"On programmable memory built-in self test architectures","author":"zarrineh","year":"1999","journal-title":"Proc IEEE DATE"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584083"},{"key":"ref12","first-page":"287","article-title":"Implementation of a flexible BIST architecture based on programmability of test operations, patterns and algorithms","author":"hakhumyan","year":"2011","journal-title":"Proc Adv Comput Sci Inf Technol"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1023\/B:JETT.0000029458.57095.bb"},{"key":"ref14","author":"van de goor","year":"1991","journal-title":"Testing Semiconductor Memories Theory and Practice"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5251-6"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2184107"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011170"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347645"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.56"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-006-9504-8"},{"key":"ref4","first-page":"114","article-title":"Cramming more components onto integrated circuits","volume":"38","author":"moore","year":"1965","journal-title":"Electronics"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.46"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2009.5318794"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2247763"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548893"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990315"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2010.5682974"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISNE.2010.5669144"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699247"},{"key":"ref1","first-page":"131","article-title":"Metal gate technology for fully depleted SOI CMOS","author":"ranade","year":"2003","journal-title":"Proc Int Conf Microelectron Interfaces"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2006.1649632"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584047"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2002.1029769"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.992771"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923444"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826578"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.8"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8643655\/08323232.pdf?arnumber=8323232","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:09:41Z","timestamp":1657746581000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8323232\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":31,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2818688","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,3]]}}}