{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:42Z","timestamp":1740132042149,"version":"3.37.3"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61432017","61532017","61504153","61521092"],"award-info":[{"award-number":["61432017","61532017","61504153","61521092"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"crossref","award":["2016YFF0203500"],"award-info":[{"award-number":["2016YFF0203500"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/tcad.2018.2818690","type":"journal-article","created":{"date-parts":[[2018,3,23]],"date-time":"2018-03-23T18:17:46Z","timestamp":1521829066000},"page":"767-779","source":"Crossref","is-referenced-by-count":4,"title":["Cluster Restoration-Based Trace Signal Selection for Post-Silicon Debug"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9577-4639","authenticated-orcid":false,"given":"Yun","family":"Cheng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8082-4218","authenticated-orcid":false,"given":"Huawei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5172-4736","authenticated-orcid":false,"given":"Ying","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0874-814X","authenticated-orcid":false,"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","first-page":"188","article-title":"Efficient hardware checkpointing—Concepts, overhead analysis, and implementation","author":"koch","year":"2007","journal-title":"Proc ACM\/SIGDA Int Symp Field Program Gate Arrays"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783318"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2593902"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.20"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.51"},{"key":"ref14","first-page":"1","article-title":"Enhanced algorithm of combining trace and scan signals in post-silicon validation","author":"han","year":"2013","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512781"},{"year":"2018","key":"ref16"},{"year":"2018","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805821"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1137\/S1064827595287997"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2189395"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(95)00008-4"},{"key":"ref3","first-page":"1338","article-title":"Trace signal selection for visibility enhancement in post-silicon validation","author":"liu","year":"2009","journal-title":"Proc Design Autom Test Europe"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2192457"},{"key":"ref29","first-page":"403","article-title":"A partial enhanced-scan approach to robust delay-fault test generation for sequential circuits","author":"cheng","year":"1991","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.14"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.111"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105391"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/TCAD.2008.2009158","article-title":"Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug","volume":"28","author":"ko","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2307533"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484858"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146917"},{"key":"ref22","first-page":"1","article-title":"Can’t see the forest for the trees: State restoration’s limitations in post-silicon trace signal selection","author":"ma","year":"2015","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Design"},{"key":"ref21","first-page":"1","article-title":"Design-for-debug routing for FIB probing","author":"lee","year":"2014","journal-title":"Proc IEEE\/ACM Design Autom Test Eur"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2202409"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2166416"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2778084"},{"key":"ref25","first-page":"1","article-title":"Flip-flop clustering based trace signal selection for post-silicon debug","author":"cheng","year":"2017","journal-title":"Proc IEEE VLSI Test Symp"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8669931\/08323247.pdf?arnumber=8323247","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:58:46Z","timestamp":1657745926000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8323247\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":30,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2818690","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2019,4]]}}}