{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:35:42Z","timestamp":1782970542048,"version":"3.54.5"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/tcad.2018.2818707","type":"journal-article","created":{"date-parts":[[2018,3,23]],"date-time":"2018-03-23T18:17:46Z","timestamp":1521829066000},"page":"489-498","source":"Crossref","is-referenced-by-count":22,"title":["A Full-Chip ESD Protection Circuit Simulation and Fast Dynamic Checking Method Using SPICE and ESD Behavior Models"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7014-9447","authenticated-orcid":false,"given":"Feilong","family":"Zhang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8271-4039","authenticated-orcid":false,"given":"Chenkun","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4928-2171","authenticated-orcid":false,"given":"Fei","family":"Lu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4820-6430","authenticated-orcid":false,"given":"Qi","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cheng","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5650-6236","authenticated-orcid":false,"given":"X. Shawn","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daguang","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0581-5765","authenticated-orcid":false,"given":"Albert","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2099100"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2204767"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2222337"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358788"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1047","DOI":"10.1109\/TCAD.2005.855948","article-title":"Compact modeling of on-chip ESD protection devices using Verilog-A","volume":"25","author":"li","year":"2006","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.81"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2007.4401749"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2009.2029092"},{"key":"ref15","first-page":"1","article-title":"A physically-based behavioral snapback model","author":"ida","year":"2012","journal-title":"Proc Elect Overstress Electrostat Discharge Symp (EOS\/ESD)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.818140"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.833613"},{"key":"ref18","first-page":"1","article-title":"HBM failure diagnosis on a high-frequency Analog design with full-chip dynamic ESD simulation","author":"tong","year":"2014","journal-title":"Proc Elect Overstress Electrostatic Discharge Symp (EOS\/ESD)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2016.7592553"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/mnl.2017.0422"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2581839"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2544343"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2331956"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2118290"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1049\/mnl.2017.0420"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2255192"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2010.2057234"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2011.2114170"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.850652"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811978"},{"key":"ref1","author":"wang","year":"2002","journal-title":"On-Chip ESD Protection for Integrated Circuits"},{"key":"ref20","first-page":"2b.1.1","article-title":"Overshoot-induced failures in forward-biased diodes: A new challenge to high-speed ESD design","author":"farbiz","year":"2013","journal-title":"Proc IEEE Int Rel Phys Symp (IRPS)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2015.7314767"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2015.7314812"},{"key":"ref24","first-page":"28","article-title":"Whole-chip ESD protection design verification by CAD","author":"lin","year":"2009","journal-title":"Proc Elect Overstress Electrostat Discharge Symp (EOS\/ESD)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IPFA.2017.8060145"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2013.6720949"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISPSD.2014.6856006"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/43\/8643655\/8323231-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8643655\/08323231.pdf?arnumber=8323231","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:14:52Z","timestamp":1657746892000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8323231\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":32,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2818707","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,3]]}}}