{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:59:47Z","timestamp":1771700387957,"version":"3.50.1"},"reference-count":56,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Brazilian Funding Agencies CAPES","award":["BEX 0466\/15-8"],"award-info":[{"award-number":["BEX 0466\/15-8"]}]},{"DOI":"10.13039\/501100003593","name":"CNPq","doi-asserted-by":"crossref","award":["312086\/2016-4"],"award-info":[{"award-number":["312086\/2016-4"]}],"id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Program Science Without Borders"},{"name":"Spanish Project","award":["TEC2014-59679-C2-2"],"award-info":[{"award-number":["TEC2014-59679-C2-2"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/tcad.2018.2818709","type":"journal-article","created":{"date-parts":[[2018,3,23]],"date-time":"2018-03-23T18:17:46Z","timestamp":1521829066000},"page":"692-704","source":"Crossref","is-referenced-by-count":8,"title":["Efficiently Mapping VLSI Circuits With Simple Cells"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7533-6508","authenticated-orcid":false,"given":"Jody Maick","family":"Matos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9540-8759","authenticated-orcid":false,"given":"Jordi","family":"Carrabina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andre","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228572"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228533"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016636"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.895248"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.51"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228857"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228859"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681561"},{"key":"ref35","article-title":"Low-power low-voltage standard cell libraries with a limited number of cells","author":"masgonty","year":"2001","journal-title":"Proc PATMOS"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228857"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853601"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/92.953492"},{"key":"ref29","article-title":"Optimization of circuit designs using a continuous spectrum of library cells","author":"de dood","year":"2006"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1117\/1.JMM.15.2.021202"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918299"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37940"},{"key":"ref22","first-page":"177","article-title":"Integrating logic synthesis, technology mapping, and retiming","author":"mishchenko","year":"2005","journal-title":"Proc Int Workshop Logic Synth"},{"key":"ref21","first-page":"116","article-title":"Technology mapping in MIS","author":"detjens","year":"1987","journal-title":"Proc IEEE Int Conf Comput Aided Design (ICCAD)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882484"},{"key":"ref23","first-page":"383","article-title":"An integrated technology mapping environment","author":"mishchenko","year":"2005","journal-title":"Proc Int Workshop Logic Synth"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643608"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"1118","DOI":"10.1049\/el:19950799","article-title":"associating cmos transistors with bdd arcs for technology mapping","volume":"31","author":"reis","year":"1995","journal-title":"Electronics Letters"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811447"},{"key":"ref51","first-page":"75","article-title":"Mapping circuits with simple cells from XOR-and-inverter graphs","author":"matos","year":"2015","journal-title":"Proc Int Workshop Logic Synth"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"ref55","first-page":"230","article-title":"Benchmarking method and designs targeting logic synthesis for FPGAS","volume":"7","author":"pistorius","year":"2007","journal-title":"Proc Int Workshop Logic Synth"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2012.6403106"},{"key":"ref53","first-page":"89","article-title":"On XAIG rewriting","author":"h\u00e1le?ek","year":"2017","journal-title":"Proc Int Workshop Logic Synth"},{"key":"ref52","first-page":"134","article-title":"Are XORs in logic synthesis really necessary?","author":"h\u00e1le?ek","year":"2017","journal-title":"Design and Diagnostics of Electronic Circuits & Systems (DDECS)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref11","volume":"95","author":"wang","year":"2006","journal-title":"Sub-Threshold Design for Ultra Low-Power Systems"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220671"},{"key":"ref12","author":"logothetidis","year":"2014","journal-title":"Handbook of Flexible Organic Electronics Materials Manufacturing and Applications"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2014.6951885"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2014.7035529"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2014.7035528"},{"key":"ref16","article-title":"Technology mapping tools for building optimal circuits","author":"llamas","year":"2015","journal-title":"Proc Int Exhibit Conf Printed Electron Ind (LOPEC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2660540.2661008"},{"key":"ref18","year":"2017","journal-title":"Simple Flow Release 20170710"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580098"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.10.2"},{"key":"ref3","article-title":"Standard cell design in n7: Euv vs. immersion","author":"chava","year":"2015","journal-title":"Proc SPIE Adv Lithography"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747940"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2842612"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2256462"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742084"},{"key":"ref49","first-page":"29","article-title":"The decomposition and factorization of boolean expressions","author":"brayton","year":"1982","journal-title":"Proc Int Symp Circuits Syst (ISCAS)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039684"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1016\/0022-0000(80)90060-4"},{"key":"ref45","first-page":"1267","article-title":"Design considerations for digital circuits using organic thin film transistors on a flexible substrate","author":"wu","year":"2006","journal-title":"Proc Int Symp Circuits Syst (ISCAS)"},{"key":"ref48","year":"2017","journal-title":"ABC A System for Sequential Synthesis and Verification Release 20170710"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007160"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2167777"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165578"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131609"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8669931\/08323227.pdf?arnumber=8323227","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:58:46Z","timestamp":1657745926000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8323227\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":56,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2818709","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,4]]}}}