{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T08:41:18Z","timestamp":1774428078120,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003391","name":"Fonds Unique Interminist\u00e9riel","doi-asserted-by":"publisher","award":["FUI#20 TEEVA"],"award-info":[{"award-number":["FUI#20 TEEVA"]}],"id":[{"id":"10.13039\/501100003391","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/tcad.2018.2818722","type":"journal-article","created":{"date-parts":[[2018,3,23]],"date-time":"2018-03-23T18:17:46Z","timestamp":1521829066000},"page":"538-550","source":"Crossref","is-referenced-by-count":54,"title":["Preventing Scan Attacks on Secure Circuits Through Scan Chain Encryption"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1007-9264","authenticated-orcid":false,"given":"Mathieu","family":"Da Silva","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7231-3976","authenticated-orcid":false,"given":"Marie-Lise","family":"Flottes","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8063-5388","authenticated-orcid":false,"given":"Giorgio","family":"Di Natale","sequence":"additional","affiliation":[]},{"given":"Bruno","family":"Rouzeyre","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008378912411"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2010045"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2089071"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176618"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1109\/OLT.2004.1319691","article-title":"Scan design and secure chip","author":"hely","year":"2004","journal-title":"Proc IEEE Int Online Test Symp"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2015EDL8100"},{"key":"ref16","first-page":"1","article-title":"Dynamically obfuscated scan for protecting IPs against scan-based attacks throughout supply chain","author":"zhang","year":"2017","journal-title":"Proc IEEE VLSI Test Symp (VTS)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2257903"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.9"},{"key":"ref19","first-page":"705","article-title":"Skewed-load transition test: Part I, calculus","author":"savir","year":"1995","journal-title":"Proc Int Test Conf"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref4","first-page":"19","article-title":"Scan attacks and countermeasures in presence of scan response compactors","author":"da rolt","year":"2011","journal-title":"Proc IEEE Eur Test Symp"},{"key":"ref27","year":"2017","journal-title":"Cadence Modus DFT Software Solution"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04722-4","author":"daemen","year":"2002","journal-title":"The Design of Rijndael"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2715188"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2017.7968248"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231061"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673281"},{"key":"ref7","first-page":"1","year":"2009","journal-title":"Protecting the FPGA design from common threats"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193787"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2008.86"},{"key":"ref1","first-page":"339","article-title":"Scan based side channel attack on dedicated hardware implementations of data encryption standard","author":"yang","year":"2004","journal-title":"Proc IEEE ITC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232252"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232257"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"273","DOI":"10.15623\/ijret.2014.0303051","article-title":"LOC, lOS and LOES at-speed testing methodologies for automatic test pattern generation using transition delay fault model","volume":"3","author":"borda","year":"2014","journal-title":"International Journal of Engineering Research and Technology"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"450","DOI":"10.1007\/978-3-540-74735-2_31","article-title":"PRESENT: An ultra-lightweight block cipher","author":"bogdanov","year":"2007","journal-title":"Cryptographic Hardware and Embedded Systems - CHES 2007"},{"key":"ref23","first-page":"167","article-title":"Enhancement of the Illinois scan architecture for use with multiple scan inputs","volume":"18","author":"shah","year":"2008","journal-title":"Proc IEEE Comput Soc Annu Symp VLSI"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966696"},{"key":"ref25","first-page":"123","article-title":"The SKINNY family of block ciphers and its low-latency variant MANTIS","author":"beierle","year":"2016","journal-title":"Proc IACR CRYPTO94"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8643655\/08323167.pdf?arnumber=8323167","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:14:52Z","timestamp":1657746892000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8323167\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":29,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2818722","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,3]]}}}