{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T18:06:13Z","timestamp":1772042773599,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61371025"],"award-info":[{"award-number":["61371025"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61674048"],"award-info":[{"award-number":["61674048"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61574052"],"award-info":[{"award-number":["61574052"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Key Projects of Natural Science Research of Universities in Anhui Province","award":["KJ2016A001"],"award-info":[{"award-number":["KJ2016A001"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/tcad.2018.2821559","type":"journal-article","created":{"date-parts":[[2018,3,30]],"date-time":"2018-03-30T18:09:02Z","timestamp":1522433342000},"page":"755-766","source":"Crossref","is-referenced-by-count":27,"title":["A Pulse Shrinking-Based Test Solution for Prebond Through Silicon via in 3-D ICs"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5160-0933","authenticated-orcid":false,"given":"Maoxiang","family":"Yi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4182-0553","authenticated-orcid":false,"given":"Jingchang","family":"Bian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tianming","family":"Ni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cuiyun","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6106-9613","authenticated-orcid":false,"given":"Hao","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaguo","family":"Liang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2354752"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2306951"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330646"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469559"},{"key":"ref13","first-page":"43","article-title":"Programmable leakage test and binning for TSVs","author":"lin","year":"2012","journal-title":"Proc IEEE 21st Asian Test Symp"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2252056"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2014.2335152"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2259626"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2298198"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342389"},{"key":"ref19","first-page":"1","article-title":"A DLL-based test solution for through silicon via (TSV) in 3D-stacked ICs","author":"rashid","year":"2015","journal-title":"Proc Int Test Conf (ITC)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306569"},{"key":"ref4","first-page":"283","article-title":"Optimized stacking order for 3D-stacked ICs considering the probability and cost of failed bonding","author":"chang","year":"2014","journal-title":"Proc IEEE Int Symp VLSI Design Autom Test (VLSI-TSA-DAT)"},{"key":"ref27","year":"0","journal-title":"Nangate 45 nm Open Cell Library"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747954"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.42"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5261-4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651894"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2011.2166961"},{"key":"ref7","first-page":"1","article-title":"3D-IC interconnect test, diagnosis, and repair","author":"chi","year":"2013","journal-title":"Proc IEEE VLSI Test Symp (VTS)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2016.2524691"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139179"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474411"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818771"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2448594"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/82.868466"},{"key":"ref23","article-title":"3D-IC defect investigation","author":"parker","year":"2012"},{"key":"ref26","year":"0","journal-title":"PTM 45nm Predictive Technology Model"},{"key":"ref25","first-page":"1","article-title":"Pulse shrinkage based pre-bond through silicon vias test in 3D IC","author":"hao","year":"2015","journal-title":"Proc IEEE VLSI Test Symp (VTS)"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8669931\/08328895.pdf?arnumber=8328895","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:58:46Z","timestamp":1657745926000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8328895\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":30,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2821559","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,4]]}}}