{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,6]],"date-time":"2026-05-06T17:21:46Z","timestamp":1778088106699,"version":"3.51.4"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61774094"],"award-info":[{"award-number":["61774094"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"China National High Technologies Research Program","award":["2015AA016601"],"award-info":[{"award-number":["2015AA016601"]}]},{"name":"China Major S&T Project","award":["2013ZX01033001-001-003"],"award-info":[{"award-number":["2013ZX01033001-001-003"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/tcad.2018.2821561","type":"journal-article","created":{"date-parts":[[2018,3,30]],"date-time":"2018-03-30T18:09:02Z","timestamp":1522433342000},"page":"678-691","source":"Crossref","is-referenced-by-count":49,"title":["A High Throughput Acceleration for Hybrid Neural Networks With Efficient Resource Management on FPGA"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2309-572X","authenticated-orcid":false,"given":"Shouyi","family":"Yin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shibin","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinhan","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Ouyang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2228-8829","authenticated-orcid":false,"given":"Fengbin","family":"Tu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7548-4116","authenticated-orcid":false,"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5117-7920","authenticated-orcid":false,"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272559"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657019"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577315"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854309"},{"key":"ref14","first-page":"1","article-title":"Accelerating deep convolutional neural networks using specialized hardware","volume":"2","author":"ovtcharov","year":"2015","journal-title":"Microsoft Research Whitepaper"},{"key":"ref15","first-page":"1393","article-title":"Efficient FPGA Acceleration of Convolutional Neural Networks Using Logical-3D Compute Array","author":"atul rahman","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967011"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847276"},{"key":"ref18","first-page":"1","article-title":"Compressing deep convolutional networks using vector quantization","volume":"abs 1412 6115","author":"gong","year":"2014","journal-title":"CoRR"},{"key":"ref19","first-page":"1","article-title":"Rounding methods for neural networks with low resolution synaptic weights","volume":"abs 1504 5767","author":"m\u00fcller","year":"2015","journal-title":"CoRR"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298878"},{"key":"ref27","year":"2011","journal-title":"7 Series DSP48E1 Slice User Guide UG479(v1 1)"},{"key":"ref3","first-page":"770","article-title":"Deep residual learning for image recognition","volume":"abs 1512 3385","author":"he","year":"2015","journal-title":"CoRR"},{"key":"ref6","first-page":"1","article-title":"Multi-modal hybrid deep neural network for speech enhancement","author":"wu","year":"2016","journal-title":"arXiv Learning"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2015.7178838"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref7","first-page":"1","article-title":"PathNet: Evolution channels gradient descent in super neural networks","volume":"abs 1701 8734","author":"fernando","year":"2017","journal-title":"CoRR"},{"key":"ref2","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","volume":"abs 1409 1556","author":"simonyan","year":"2014","journal-title":"CoRR"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref1","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"},{"key":"ref20","first-page":"1","article-title":"Ristretto: Hardware-oriented approximation of convolutional neural networks","volume":"abs 1605 6402","author":"gysel","year":"2016","journal-title":"CoRR"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.8.1735"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2647868.2654889"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815993"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.521"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8669931\/08328868.pdf?arnumber=8328868","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:58:46Z","timestamp":1657745926000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8328868\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":27,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2821561","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,4]]}}}