{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T17:14:23Z","timestamp":1774631663822,"version":"3.50.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003693","name":"Korea Institute of Science and Technology","doi-asserted-by":"publisher","award":["2E27810-18-P034"],"award-info":[{"award-number":["2E27810-18-P034"]}],"id":[{"id":"10.13039\/501100003693","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Free Innovative Research Fund of UNIST","award":["1.180037.01"],"award-info":[{"award-number":["1.180037.01"]}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"Ministry of Science, ICT and Future Planning","doi-asserted-by":"publisher","award":["2016M3A7B4909668"],"award-info":[{"award-number":["2016M3A7B4909668"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/tcad.2018.2824280","type":"journal-article","created":{"date-parts":[[2018,4,6]],"date-time":"2018-04-06T19:18:58Z","timestamp":1523042338000},"page":"888-897","source":"Crossref","is-referenced-by-count":43,"title":["Double MAC on a DSP: Boosting the Performance of Convolutional Neural Networks on FPGAs"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3092-6501","authenticated-orcid":false,"given":"Sugil","family":"Lee","sequence":"first","affiliation":[]},{"given":"Daewoo","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Dong","family":"Nguyen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1523-2974","authenticated-orcid":false,"given":"Jongeun","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","year":"2017","journal-title":"7 Series FPGAs Data Sheet Overview"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2011.04.004"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2004.10.004"},{"key":"ref30","first-page":"610","article-title":"Definition and SIMD implementation of a multi-processing architecture approach on FPGA","author":"bonnot","year":"2008","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref35","year":"2015","journal-title":"Xilinx Power Estimator User Guide UG440 (v2017 3)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272559"},{"key":"ref10","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2015","journal-title":"Proc Int Conf on Learning Rep"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870354"},{"key":"ref14","first-page":"1393","article-title":"Efficient FPGA Acceleration of Convolutional Neural Networks Using Logical-3D Compute Array","author":"atul rahman","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927162"},{"key":"ref17","first-page":"1737","article-title":"Deep learning with limited numerical precision","volume":"37","author":"gupta","year":"2015","journal-title":"Proc Int Conf Mach Learn (ICML)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897968"},{"key":"ref28","first-page":"4","article-title":"An FPGA based SIMD processor with a vector memory unit","author":"cho","year":"2006","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2647868.2654889"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854309"},{"key":"ref6","year":"2017","journal-title":"NVIDIA Tesla P100"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISIICT.2011.6149607"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657019"},{"key":"ref8","year":"2016","journal-title":"7 Series DSP48E1 Slice User Guide"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847276"},{"key":"ref2","first-page":"161","article-title":"Optimizing FPGA-based accelerator design for deep convolutional neural networks","author":"zhang","year":"2015","journal-title":"Proc ACM\/SIGDA Int Symp Field Program Gate Arrays (FPGA)"},{"key":"ref9","first-page":"1106","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Neural Information Processing Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927113"},{"key":"ref20","first-page":"3123","article-title":"BinaryConnect: Training deep neural networks with binary weights during propagations","volume":"2","author":"courbariaux","year":"2015","journal-title":"Proc 28th Int Conf Neural Inf Process Syst (NIPS)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627613"},{"key":"ref21","first-page":"2849","article-title":"Fixed point quantization of deep convolutional networks","volume":"48","author":"lin","year":"2016","journal-title":"Proc Int Conf Mach Learn (ICML)"},{"key":"ref24","first-page":"145","article-title":"Multiplier-less artificial neurons exploiting error resiliency for energy-efficient neural computing","author":"sarwar","year":"2016","journal-title":"Proc Design and Test in Europe (DATE) Conf"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0618"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062290"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898011"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8694033\/08332524.pdf?arnumber=8332524","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:09:42Z","timestamp":1657746582000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8332524\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":35,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2824280","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,5]]}}}