{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:42Z","timestamp":1740132042211,"version":"3.37.3"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/tcad.2018.2824288","type":"journal-article","created":{"date-parts":[[2018,4,6]],"date-time":"2018-04-06T19:18:58Z","timestamp":1523042338000},"page":"980-984","source":"Crossref","is-referenced-by-count":3,"title":["Interpreting Local Variables in AMS Assertions During Simulation"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3371-6518","authenticated-orcid":false,"given":"Antara","family":"Ain","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2178-8154","authenticated-orcid":false,"given":"Pallab","family":"Dasgupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"1","article-title":"A new assertion property language for analog\/mixed-signal circuits","author":"kulkarni","year":"2013","journal-title":"Proc FDL"},{"year":"0","key":"ref3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-75454-1_22"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-012-9088-8"},{"key":"ref11","first-page":"324","article-title":"Model checking of analog systems using an analog specification language","author":"steinhorst","year":"2008","journal-title":"Proc DATE"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456985"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2348839.2348842"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30206-3_12"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2525798"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1497561.1497564"},{"journal-title":"SystemVerilog AMS (Analog\/Mixed-Signal)","year":"0","key":"ref1"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8694033\/08332525.pdf?arnumber=8332525","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:09:42Z","timestamp":1657746582000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8332525\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":11,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2824288","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2019,5]]}}}