{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,16]],"date-time":"2026-10-16T21:25:40Z","timestamp":1792185940662,"version":"4.4.0"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2724"],"award-info":[{"award-number":["2724"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004351","name":"Cisco Systems","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004351","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1441667"],"award-info":[{"award-number":["1441667"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/tcad.2018.2834396","type":"journal-article","created":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T18:55:19Z","timestamp":1525805719000},"page":"1003-1016","source":"Crossref","is-referenced-by-count":51,"title":["Security-Aware FSM Design Flow for Identifying and Mitigating Vulnerabilities to Fault Attacks"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6033-2697","authenticated-orcid":false,"given":"Adib","family":"Nahiyan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1535-0938","authenticated-orcid":false,"given":"Farimah","family":"Farahmandi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Prabhat","family":"Mishra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2794-7320","authenticated-orcid":false,"given":"Domenic","family":"Forte","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mark","family":"Tehranipoor","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-016-5632-y"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2018.43"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858388"},{"key":"ref10","first-page":"164","article-title":"Multilinear codes for robust error detection","author":"wang","year":"2009","journal-title":"Proc 15th IEEE Int On-Line Test Symp (IOLTS)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2638555"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897992"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29656-7_11"},{"key":"ref14","article-title":"Nonlinear robust codes and their applications for design of reliable and secure devices","author":"wang","year":"2011"},{"key":"ref15","article-title":"Error detection techniques against strong adversaries","author":"akdemir","year":"2010"},{"key":"ref16","year":"2017","journal-title":"Opencores"},{"key":"ref17","author":"patel","year":"2008","journal-title":"Information Security Theory and Practice"},{"key":"ref18","article-title":"MD5 considered harmful today","author":"molnar","year":"2009","journal-title":"Proc 25th Chaos Comput Congr"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140240"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2016.226"},{"key":"ref4","article-title":"Fault tolerant design techniques for asynchronous single event upsets within synchronous finite state machine architectures","author":"berg","year":"2004","journal-title":"Proc Conf NASA 7th Int Military Aerosp Program Logic Devices (MAPLD)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49025-0_2"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"126","DOI":"10.1109\/TC.2007.70784","article-title":"Sequential circuit design for embedded cryptographic applications resilient to adversarial faults","volume":"57","author":"sunar","year":"2008","journal-title":"IEEE Trans Comput"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.55"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242062"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2008.03.008"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2010.5560195"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2009.5196021"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2948618.2948626"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.831844"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2188769"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2016.2524652"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/0471739219"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1049\/ip-cdt:20010210","article-title":"finite state machine encoding for vhdl synthesis","volume":"148","author":"kuusilinna","year":"2001","journal-title":"Computers and Digital Techniques IEE Proceedings-"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537093"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923245"},{"key":"ref26","article-title":"Investigation of timing constraints violation as a fault injection means","author":"zussa","year":"2012","journal-title":"Proc Conf on Design of Circuits and Integrated Systems (DCIS)"},{"key":"ref25","year":"2017","journal-title":"Synopsys"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/43\/8718432\/8356029-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8718432\/08356029.pdf?arnumber=8356029","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:14:52Z","timestamp":1657746892000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8356029\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":32,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2834396","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,6]]}}}