{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T16:50:12Z","timestamp":1778604612309,"version":"3.51.4"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/tcad.2018.2834400","type":"journal-article","created":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T18:55:19Z","timestamp":1525805719000},"page":"1042-1055","source":"Crossref","is-referenced-by-count":3,"title":["Fine-Grain Back Biasing for the Design of Energy-Quality Scalable Operators"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2872-7071","authenticated-orcid":false,"given":"Daniele","family":"Jahier Pagliari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yves","family":"Durand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Coriat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6350-1054","authenticated-orcid":false,"given":"Edith","family":"Beigne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9046-5618","authenticated-orcid":false,"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1369-9688","authenticated-orcid":false,"given":"Massimo","family":"Poncino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","year":"2017","journal-title":"Opencores"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref33","author":"micheli","year":"1994","journal-title":"Synthesis and Optimization of Digital Circuits"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080550"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050831"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013283"},{"key":"ref37","first-page":"1","article-title":"A fast, flexible, positive and negative adaptive body-bias generator in 28nm FDSOI","author":"blagojevi?","year":"2016","journal-title":"Proc VLSI Circuits"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/43.986424"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896511"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2465787.2465795"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273520"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927038"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870353"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2505723"},{"key":"ref15","first-page":"1","article-title":"ASLAN: Synthesis of approximate sequential circuits","author":"ranjan","year":"2014","journal-title":"Proc DATE"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403679"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763154"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2189059"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2014.7028221"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593092"},{"key":"ref27","first-page":"721","article-title":"Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads","author":"martin","year":"2002","journal-title":"Proc ICCAD"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-27392-1_4"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743760"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2015.11.019"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0618"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228450"},{"key":"ref7","first-page":"1","article-title":"Low-power high-speed multiplier for error-tolerant application","author":"kyaw","year":"2010","journal-title":"Proc EDSSC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CADS.2013.6714233"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926970"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691096"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926979"},{"key":"ref21","first-page":"1","article-title":"A low-power, high-performance approximate multiplier with configurable partial error recovery","author":"liu","year":"2014","journal-title":"Proc DATE"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927165"},{"key":"ref23","first-page":"825","article-title":"Slack redistribution for graceful degradation under voltage overscaling","author":"kahng","year":"2010","journal-title":"Proc ASP-DAC"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2369503"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2714566"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8718432\/08355960.pdf?arnumber=8355960","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:14:52Z","timestamp":1657746892000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8355960\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":39,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2834400","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,6]]}}}