{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:43Z","timestamp":1740132043245,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/tcad.2018.2834423","type":"journal-article","created":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T18:55:19Z","timestamp":1525805719000},"page":"975-979","source":"Crossref","is-referenced-by-count":4,"title":["A Message-Passing Microcoded Synchronization for Distributed Shared Memory Architectures"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2857-7912","authenticated-orcid":false,"given":"Zois-Gerasimos","family":"Tasoulas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0985-3045","authenticated-orcid":false,"given":"Iraklis","family":"Anagnostopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7374-4156","authenticated-orcid":false,"given":"Lazaros","family":"Papadopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6930-6847","authenticated-orcid":false,"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1989493.1989502"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2370036.2145849"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2014.6893222"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2011.2146228"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2333007"},{"key":"ref15","first-page":"1","article-title":"Optimization strategies for inter-thread synchronization overhead on NUMA machine","author":"wu","year":"2015","journal-title":"Proc IEEE 34th Int Perform Comput Commun Conf (IPCCC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2954680.2872400"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477507"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176639"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261005"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2016.2596318"},{"key":"ref3","first-page":"39","article-title":"Supporting distributed shared memory on multi-core network-on-chips using a dual microcoded controller","author":"chen","year":"2010","journal-title":"Proc DATE Conf"},{"key":"ref6","first-page":"86","article-title":"An analysis of Linux scalability to many cores","volume":"10","author":"boyd-wickizer","year":"2010","journal-title":"Proc OSDI"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2011.31"},{"key":"ref8","first-page":"65","article-title":"Remote core locking: Migrating critical-section execution to improve the performance of multithreaded applications","author":"lozi","year":"2012","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref7","first-page":"119","article-title":"Non-scalable locks are dangerous","author":"boyd-wickizer","year":"2012","journal-title":"Proc Linux Symp"},{"journal-title":"Intel Xeon Phi Processor High Performance Programming Knights Landing Edition","year":"2016","author":"jeffers","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.53"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1145\/2984629.2991130","article-title":"Scaling synchronization in multicore programs","volume":"14","author":"morrison","year":"2016","journal-title":"Queue"},{"article-title":"Lock-free and practical deques using single-word compare-and-swap","year":"2004","author":"sundell","key":"ref20"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8694033\/08355950.pdf?arnumber=8355950","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:09:42Z","timestamp":1657746582000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8355950\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":20,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2834423","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2019,5]]}}}