{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,13]],"date-time":"2026-07-13T22:57:49Z","timestamp":1783983469576,"version":"3.55.0"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003593","name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/tcad.2018.2834434","type":"journal-article","created":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T18:55:19Z","timestamp":1525805719000},"page":"926-937","source":"Crossref","is-referenced-by-count":20,"title":["Effective Logic Synthesis for Threshold Logic Circuit Design"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6695-4710","authenticated-orcid":false,"given":"Augusto","family":"Neutzling","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7533-6508","authenticated-orcid":false,"given":"Jody Maick","family":"Matos","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andre","family":"Reis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9895-7489","authenticated-orcid":false,"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(98)00017-0"},{"key":"ref32","author":"kulkarni","year":"2016","journal-title":"Efficient Enumeration of Unidirectional Cuts for Technology Mapping of Boolean Networks"},{"key":"ref31","author":"neutzling","year":"2018","journal-title":"Technical Report Number of Prime Implicants in Unate Functions"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2527783"},{"key":"ref37","first-page":"57","article-title":"The EPFL combinational benchmark suite","author":"amar\u00fa","year":"2015","journal-title":"Proc Int Workshop Logic Synth"},{"key":"ref36","author":"albrecht","year":"2005","journal-title":"IWLS 2005 Benchmarks"},{"key":"ref35","first-page":"230","article-title":"Benchmarking method and designs targeting logic synthesis for FPGAs","volume":"7","author":"pistorius","year":"2007","journal-title":"Proc Int Workshop Logic Synth"},{"key":"ref34","author":"neutzling","year":"2017","journal-title":"Dataset For Effective Logic Synthesis Flow for Threshold Logic Circuit Design"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2597175"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865146"},{"key":"ref12","first-page":"1","article-title":"Rewiring for threshold logic circuit minimization","author":"lin","year":"2014","journal-title":"Proc Conf Design Autom Test Europe"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428059"},{"key":"ref14","year":"2017","journal-title":"ABC A System for Sequential Synthesis and Verification Release 20130425"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887925"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275118"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277100"},{"key":"ref18","author":"muroga","year":"1971","journal-title":"Threshold Logic and Its Applications"},{"key":"ref19","first-page":"1023","article-title":"A simple and effective heuristic method for threshold logic identification","volume":"37","author":"neutzling","year":"2018","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105360"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2765491.2765525"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2013.6644871"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168648"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2035311"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.ic.2013.04.002"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2633966"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.923432"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839468"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2016.2547842"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2100232"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2241075"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2768563"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382677"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816365"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397290"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187500"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372610"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8694033\/08355999.pdf?arnumber=8355999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:09:42Z","timestamp":1657746582000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8355999\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":37,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2834434","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,5]]}}}