{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:43Z","timestamp":1740132043270,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1755825","CCF-1527562"],"award-info":[{"award-number":["CCF-1755825","CCF-1527562"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/tcad.2018.2834437","type":"journal-article","created":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T18:55:19Z","timestamp":1525805719000},"page":"1161-1174","source":"Crossref","is-referenced-by-count":2,"title":["Scalable Construction of Clock Trees With Useful Skew and High Timing Quality"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4183-6926","authenticated-orcid":false,"given":"Rickard","family":"Ewetz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng-Kok","family":"Koh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/157485.165066"},{"journal-title":"Benchmark circuits for clock scheduling and synthesis","year":"2015","author":"ewetz","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160945"},{"journal-title":"Ngspice","year":"2012","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717773"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872349"},{"journal-title":"Circuits Interconnects and Packaging for VLSI","year":"1990","author":"bakoglu","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.10.012"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160943"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2560524"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/S0166-218X(01)00339-0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/293625.293628"},{"key":"ref6","first-page":"472","article-title":"Fast clock skew scheduling based on sparse-graph algorithms","author":"ewetz","year":"2014","journal-title":"Proc ASP-DAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/567270.567271"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217577"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159695"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185269"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494154"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428039"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735058"},{"journal-title":"Opencores","year":"2014","key":"ref21"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/43\/8718432\/8355996-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8718432\/08355996.pdf?arnumber=8355996","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:14:52Z","timestamp":1657746892000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8355996\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":23,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2834437","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2019,6]]}}}