{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:37:24Z","timestamp":1774366644887,"version":"3.50.1"},"reference-count":68,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Polish Ministry of Science and Higher Education","award":["DS-8133\/18"],"award-info":[{"award-number":["DS-8133\/18"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/tcad.2018.2834441","type":"journal-article","created":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T18:55:19Z","timestamp":1525805719000},"page":"1028-1041","source":"Crossref","is-referenced-by-count":35,"title":["Logic BIST With Capture-Per-Clock Hybrid Test Points"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8697-9544","authenticated-orcid":false,"given":"Elham","family":"Moghaddam","sequence":"first","affiliation":[]},{"given":"Nilanjan","family":"Mukherjee","sequence":"additional","affiliation":[]},{"given":"Janusz","family":"Rajski","sequence":"additional","affiliation":[]},{"given":"Jedrzej","family":"Solecki","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9722-2344","authenticated-orcid":false,"given":"Jerzy","family":"Tyszer","sequence":"additional","affiliation":[]},{"given":"Justyna","family":"Zawada","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"894","article-title":"Two-dimensional test data compression for scan-based deterministic BIST","author":"liang","year":"2001","journal-title":"Proc ITC"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.831593"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/43.21818"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744817"},{"key":"ref31","first-page":"37","article-title":"Built-in logic block observation techniques","author":"koenemann","year":"1979","journal-title":"Proc ITC"},{"key":"ref30","first-page":"237","article-title":"LFSR-coded test patterns for scan designs","author":"koenemann","year":"1991","journal-title":"Proc ETC"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882509"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.45"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041775"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250115"},{"key":"ref60","first-page":"581","article-title":"Test data compression for IP embedded cores using selective encoding of scan slices","author":"wang","year":"2005","journal-title":"Proc ITC"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584057"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775976"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/43.55187"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.40"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569803"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996747"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2606248"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1223640"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/43.511581"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2002.1181727"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805828"},{"key":"ref2","first-page":"50","article-title":"Testing VLSI with random access scan","author":"ando","year":"1980","journal-title":"Proc Compcon"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2717844"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/12.364534"},{"key":"ref22","article-title":"Understanding ISO 26262 ASILs","author":"hobbs","year":"2013","journal-title":"Electron Design"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.479997"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82333"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990313"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1999.810763"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.837985"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106816"},{"key":"ref51","first-page":"253","article-title":"Test point insertion for scan-based BIST","author":"seiss","year":"1991","journal-title":"Proc ETC"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266205"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/43.918212"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512668"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557122"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14726"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20020158"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.260953"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.528044"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2126574"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242036"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041754"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386936"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1980.1585245"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.43"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437611"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323216"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"727","DOI":"10.1109\/T-C.1974.224021","article-title":"test point placement to simplify fault detection","volume":"c 23","author":"hayes","year":"1974","journal-title":"IEEE Transactions on Computers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894274"},{"key":"ref4","article-title":"Simultaneous self-testing system","author":"bardell","year":"1985"},{"key":"ref3","first-page":"359","article-title":"Progressive random access scan: A simultaneous solution to test power, test data volume and test time","author":"baik","year":"2005","journal-title":"Proc ITC"},{"key":"ref6","first-page":"705","article-title":"Applications of testability analysis: From ATPG to critical delay path tracing","author":"brglez","year":"1984","journal-title":"Proc ITC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033794"},{"key":"ref8","first-page":"658","article-title":"A novel combinational testability analysis by considering signal correlation","author":"chang","year":"1998","journal-title":"Proc ITC"},{"key":"ref7","first-page":"274","article-title":"Random pattern testability by fault simulation","author":"briers","year":"1986","journal-title":"Proc ITC"},{"key":"ref49","first-page":"104","article-title":"Virtual compression through test vector stitching for scan based designs","author":"rao","year":"2003","journal-title":"Proc DATE"},{"key":"ref9","first-page":"506","article-title":"Timing-driven test point insertion for full-scan and partial-scan BIST","author":"cheng","year":"1995","journal-title":"Proc ITC"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844111"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2001.937825"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref47","article-title":"Decompressor\/PRPG for applying pseudo-random and deterministic test patterns","author":"rajski","year":"2004"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2608984"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805826"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1997.643983"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114081"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8718432\/08355918.pdf?arnumber=8355918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:14:52Z","timestamp":1657746892000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8355918\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":68,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2834441","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,6]]}}}