{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:44Z","timestamp":1740132044214,"version":"3.37.3"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2014-HJ-2505"],"award-info":[{"award-number":["2014-HJ-2505"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Singapore\u2019s Agency for Science, Technology and Research Award for Human-Centered Cyber-physical Systems"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/tcad.2018.2837103","type":"journal-article","created":{"date-parts":[[2018,5,16]],"date-time":"2018-05-16T19:04:47Z","timestamp":1526497487000},"page":"1345-1358","source":"Crossref","is-referenced-by-count":1,"title":["Hybrid Quick Error Detection: Validation and Debug of SoCs Through High-Level Synthesis"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3610-5256","authenticated-orcid":false,"given":"Keith","family":"Campbell","sequence":"first","affiliation":[]},{"given":"David","family":"Lin","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4317-9915","authenticated-orcid":false,"given":"Leon","family":"He","sequence":"additional","affiliation":[]},{"given":"Liwei","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Swathi T.","family":"Gurumani","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2908-2225","authenticated-orcid":false,"given":"Kyle","family":"Rupnow","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5572-5194","authenticated-orcid":false,"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2183399"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364595"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393155"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927496"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689087"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927495"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837367"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030595"},{"journal-title":"Coresight Debug and Trace","year":"2017","key":"ref35"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.77"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1109118.1109121"},{"key":"ref27","first-page":"1063","article-title":"Early outpoint insertion for high-level software vs. RTL formal combinational equivalence verification","author":"feng","year":"2006","journal-title":"Proc DAC"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.79"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228461"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699215"},{"journal-title":"Programming Languages—C ISO\/IEC Standard 9899 201x","year":"2011","key":"ref20"},{"journal-title":"A Tool for Static C\/C++ Code Analysis","year":"2017","key":"ref22"},{"journal-title":"Clang 3 9 Documentation","year":"2017","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165046"},{"journal-title":"Valgrind","year":"2017","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751878"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024916"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2753768"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898002"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035363"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"article-title":"Verilator and SystemPerl","year":"0","author":"snyder","key":"ref13"},{"article-title":"Verilator: Open simulation—Growing up","year":"0","author":"snyder","key":"ref14"},{"key":"ref15","first-page":"75","article-title":"LLVM: A compilation framework for lifelong program analysis & transformation","author":"lattner","year":"2014","journal-title":"Proc CGO"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"journal-title":"Polybench\/c 3 2","year":"2017","author":"pouchet","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2514641.2514652"},{"journal-title":"Clang Static Analyzer","year":"2017","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1012"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2334301"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2011.6157401"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.83"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.898829"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ICSMC.1998.724977"},{"key":"ref9","first-page":"344","article-title":"C-based behavioral synthesis and verification analysis on industrial design examples","author":"wakabayashi","year":"2004","journal-title":"Proc ASP-DAC"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923437"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024420"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843878"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/157485.164963"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676066"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/54.825675"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/12.2145"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8738882\/08360082.pdf?arnumber=8360082","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:53:51Z","timestamp":1657745631000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8360082\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":49,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2837103","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2019,7]]}}}