{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T14:23:28Z","timestamp":1784643808007,"version":"3.55.0"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"German Federal Ministry of Education and Research through the Project CONFIRM","award":["16ES0565"],"award-info":[{"award-number":["16ES0565"]}]},{"DOI":"10.13039\/501100002347","name":"Bundesministerium f\u00fcr Bildung und Forschung","doi-asserted-by":"publisher","award":["01IS13022E"],"award-info":[{"award-number":["01IS13022E"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/110.13039\/501100001659","name":"German Research Foundation through the Reinhart Koselleck Project","doi-asserted-by":"publisher","award":["DR 287\/23-1"],"award-info":[{"award-number":["DR 287\/23-1"]}],"id":[{"id":"10.13039\/110.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"name":"University of Bremen\u2019s Graduate School SyDe"},{"name":"German Excellence Initiative"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/tcad.2018.2846638","type":"journal-article","created":{"date-parts":[[2018,6,12]],"date-time":"2018-06-12T19:19:05Z","timestamp":1528831145000},"page":"1359-1372","source":"Crossref","is-referenced-by-count":36,"title":["Verifying SystemC Using Intermediate Verification Language and Stateful Symbolic Simulation"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4481-057X","authenticated-orcid":false,"given":"Vladimir","family":"Herdt","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8957-4144","authenticated-orcid":false,"given":"Hoang M.","family":"Le","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1490-6175","authenticated-orcid":false,"given":"Daniel","family":"Grobe","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9872-1740","authenticated-orcid":false,"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78800-3_24"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s10009-010-0137-y"},{"key":"ref31","first-page":"491","article-title":"Stubborn sets for reduced state space generation","author":"valmari","year":"1989","journal-title":"Proc Int Conf Appl Theory Petri Nets"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1040305.1040315"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278527"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488877"},{"key":"ref12","author":"herdt","year":"2018","journal-title":"Intermediate Verification Language for SystemC—Language Reference Manual"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/360248.360252"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/11691617_10"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744927"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-006-9044-6"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244076"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-73370-6_14"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450166"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1879021.1879032"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364404"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.2014.109"},{"key":"ref3","year":"2016","journal-title":"SystemC"},{"key":"ref6","first-page":"1","article-title":"Isis: Runtime verification of TLM platforms","author":"ferro","year":"2009","journal-title":"Proc FDL"},{"key":"ref29","author":"godefroid","year":"1996","journal-title":"Partial-Order Methods for the Verification of Concurrent Systems An Approach to the State-Explosion Problem"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364406"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391706"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2010.5558640"},{"key":"ref2","author":"bailey","year":"2007","journal-title":"ESL Design and Verification A Prescription for Electronic System Level Methodology"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1754405.1754406"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2012.6134619"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2005.1487900"},{"key":"ref22","first-page":"113","article-title":"Proving transaction and system-level properties of untimed SystemC TLM designs","author":"gro\u00dfe","year":"2010","journal-title":"Proc MEMOCODE"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2232351"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228421"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2008.ECP.26"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-CSS-ICESS.2015.188"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691189"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8738882\/08382206.pdf?arnumber=8382206","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:53:51Z","timestamp":1657745631000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8382206\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":33,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2846638","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7]]}}}