{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T17:01:54Z","timestamp":1769187714940,"version":"3.49.0"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61204042"],"award-info":[{"award-number":["61204042"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61472243"],"award-info":[{"award-number":["61472243"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/tcad.2018.2846660","type":"journal-article","created":{"date-parts":[[2018,6,12]],"date-time":"2018-06-12T19:19:05Z","timestamp":1528831145000},"page":"1251-1264","source":"Crossref","is-referenced-by-count":16,"title":["Simultaneous Area and Latency Optimization for Stochastic Circuits by D Flip-Flop Insertion"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3731-0964","authenticated-orcid":false,"given":"Zhijing","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8217-7103","authenticated-orcid":false,"given":"Zhao","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yili","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1612-7503","authenticated-orcid":false,"given":"Zixin","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5129-9431","authenticated-orcid":false,"given":"Weikang","family":"Qian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2008.929671"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2010.2051434"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2778107"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2465787.2465794"},{"key":"ref14","author":"golomb","year":"1981","journal-title":"Shift Register Sequences"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753265"},{"key":"ref16","first-page":"1","article-title":"Fast and accurate computation using stochastic circuits","author":"alaghi","year":"2014","journal-title":"Proc Design Autom Test Europe"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927069"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/29.1564"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428020"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2608825"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LSP.2015.2392123"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.202"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488901"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2016.2552513"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847340"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2247429"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/12.954505"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898011"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4899-5841-9_2"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2966988"},{"key":"ref22","year":"2018","journal-title":"NANGATE Inc"},{"key":"ref21","year":"2018","journal-title":"Synopsys Inc"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224279"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974707"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2618750"},{"key":"ref25","year":"2016","journal-title":"Gurobi Optimizer Reference Manual"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8738882\/08382222.pdf?arnumber=8382222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:53:51Z","timestamp":1657745631000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8382222\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":27,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2846660","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7]]}}}