{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,21]],"date-time":"2025-12-21T06:25:41Z","timestamp":1766298341488,"version":"3.37.3"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Maroun Semaan Faculty of Engineering and Architecture"},{"name":"AUB University Research Board"},{"name":"EDA Team at IBM"},{"name":"Lebanese National Council for Scientific Research"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1109\/tcad.2018.2848589","type":"journal-article","created":{"date-parts":[[2018,6,18]],"date-time":"2018-06-18T22:53:26Z","timestamp":1529362406000},"page":"1529-1542","source":"Crossref","is-referenced-by-count":7,"title":["Verification at RTL Using Separation of Design Concerns"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1674-9628","authenticated-orcid":false,"given":"Maya H.","family":"Safieddine","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fadi A.","family":"Zaraket","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3519-2917","authenticated-orcid":false,"given":"Rouwaida","family":"Kanj","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"El-Zein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Roesner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2018","journal-title":"mor1kx","key":"ref30"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ISQED.2015.7085449"},{"year":"2018","journal-title":"Verific Design Automation","key":"ref11"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/2162024.2162028"},{"key":"ref13","article-title":"What ever happened to AOP?","author":"strober","year":"2015","journal-title":"Proc of Design and Verification Conference and Exhibition"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/MC.2003.1193228"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"467","DOI":"10.1109\/JPROC.2006.890107","article-title":"Quo Vadis SLD? Reasoning about trends and challenges of system-level design","volume":"95","author":"sangiovanni-vincentelli","year":"2007","journal-title":"Proc IEEE"},{"key":"ref16","article-title":"A next-generation design framework for platform-based design","author":"davare","year":"2007","journal-title":"Proc DVCON"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/SEFM.2006.27"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/MS.2011.27"},{"key":"ref19","first-page":"9","article-title":"A method for the efficient development of timed and untimed transaction-level models of systems-on-chip","author":"cornet","year":"2008","journal-title":"Proc Design Automat Test Europe"},{"year":"2018","journal-title":"MIAOW","key":"ref28"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/IEEESTD.2009.4809845"},{"year":"2018","journal-title":"Zet Processor","key":"ref27"},{"key":"ref3","article-title":"Successive refinement: A methodology for incremental specification of power intent","author":"khan","year":"2015","journal-title":"Proc Design Verification Conf"},{"year":"2007","author":"parr","journal-title":"The Definitive ANTLR Reference Building Domain-Specific Languages","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/CoolChips.2015.7158663"},{"year":"0","key":"ref5"},{"year":"2018","journal-title":"SpyGlass DFT ADV RTL Testability Analysis and Improvement","key":"ref8"},{"year":"2018","journal-title":"SpyGlass","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/FMCAD.2006.12"},{"key":"ref9","article-title":"Methodology for separation of design concerns using conservative RTL Flipflop inference","author":"safieddine","year":"2015","journal-title":"Proc of Design and Verification Conference and Exhibition"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/2593069.2596692"},{"year":"2007","author":"wang","journal-title":"System-on-Chip Test Architectures Nanometer Design for Testability","key":"ref20"},{"year":"2003","author":"nyasulu","journal-title":"Introduction to Verilog","key":"ref22"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/MWSCAS.2013.6674675"},{"year":"2018","journal-title":"IP PID Controller","key":"ref24"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1145\/2966986.2967079"},{"year":"2018","journal-title":"Zet Processor","key":"ref26"},{"year":"2018","journal-title":"Analog Devices Inc","key":"ref25"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8765487\/08387447.pdf?arnumber=8387447","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:57:28Z","timestamp":1657745848000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8387447\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8]]},"references-count":30,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2848589","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2019,8]]}}}