{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T20:50:48Z","timestamp":1744231848047,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100010661","name":"Horizon 2020 Framework Programme","doi-asserted-by":"publisher","award":["739551"],"award-info":[{"award-number":["739551"]}],"id":[{"id":"10.13039\/100010661","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Republic of Cyprus through the Directorate General for European Programmes, Coordination and Development"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1109\/tcad.2018.2855131","type":"journal-article","created":{"date-parts":[[2018,7,12]],"date-time":"2018-07-12T18:58:24Z","timestamp":1531421904000},"page":"1466-1479","source":"Crossref","is-referenced-by-count":3,"title":["Exploiting Shared-Memory to Steer Scalability of Fault Simulation Using Multicore Systems"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9029-2101","authenticated-orcid":false,"given":"Stavros","family":"Hadjitheophanous","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5728-6845","authenticated-orcid":false,"given":"Stelios N.","family":"Neophytou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1943-6547","authenticated-orcid":false,"given":"Maria K.","family":"Michael","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Parallel Algorithms for VLSI Computer-Aided Design","year":"1994","author":"banerjee","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82361"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.57785"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/BF00159833"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/92.766745"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/196244.196519"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.61"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/43.536711","article-title":"HOPE: An efficient parallel fault simulator for synchronous sequential circuits","volume":"15","author":"lee","year":"1996","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837369"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2598560"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2016.7477313"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1995.528932"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2013.6727082"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14843"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82360"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227783"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2016.7519328"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0226"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630056"},{"journal-title":"VLSI Test Principles and Architectures Design for Testability","year":"2006","author":"wang","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035349"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0077"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-010-5147-x"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699235"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-009-0124-7"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2158432"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/43.506139"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585651"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8765487\/08410458.pdf?arnumber=8410458","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:57:28Z","timestamp":1657745848000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8410458\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8]]},"references-count":28,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2855131","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2019,8]]}}}