{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:08:22Z","timestamp":1758892102861,"version":"3.37.3"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61532017","61432017","61522406","61572470","61521092","61602442","61702485"],"award-info":[{"award-number":["61532017","61432017","61522406","61572470","61521092","61602442","61702485"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004739","name":"Youth Innovation Promotion Association, CAS","doi-asserted-by":"crossref","award":["Y404441000"],"award-info":[{"award-number":["Y404441000"]}],"id":[{"id":"10.13039\/501100004739","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1109\/tcad.2018.2855165","type":"journal-article","created":{"date-parts":[[2018,7,12]],"date-time":"2018-07-12T18:58:24Z","timestamp":1531421904000},"page":"1438-1451","source":"Crossref","is-referenced-by-count":2,"title":["ShuttleNoC: Power-Adaptable Communication Infrastructure for Many-Core Processors"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6233-3538","authenticated-orcid":false,"given":"Hang","family":"Lu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yisong","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0904-6681","authenticated-orcid":false,"given":"Guihai","family":"Yan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ning","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0874-814X","authenticated-orcid":false,"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108121"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837386"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.200"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/NoCS.2013.6558405"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.129"},{"journal-title":"The gem5 Simulator","year":"2018","key":"ref37"},{"journal-title":"Booksim2 0","year":"2017","key":"ref36"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147123"},{"key":"ref34","first-page":"51","article-title":"Coordinated power-performance optimization in manycores","author":"sasaki","year":"2013","journal-title":"Proc 22nd Int Conf Parallel Archit Compilation Techn (PACT)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.75"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7058995"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522345"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.443"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816004"},{"key":"ref15","first-page":"389","article-title":"A case for heterogeneous on-chip interconnects for CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.201"},{"key":"ref17","first-page":"413","article-title":"DBAR: An efficient routing algorithm to support multiple concurrent applications in networks-on-chip","author":"sheng","year":"2011","journal-title":"Proc Ann Int Symp Comput Archit (ISCA)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.23"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669151"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967009"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.61"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593165"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488779"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485950"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593117"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370828"},{"year":"2006","key":"ref2","article-title":"Niagara 2 opens the floodgates"},{"key":"ref9","first-page":"1","article-title":"Power-aware NoCs through routing and topology reconfiguration","author":"parikh","year":"2014","journal-title":"Proc 51st ACM\/EDAC\/IEEE Design Autom Conf (DAC)"},{"key":"ref1","first-page":"1","article-title":"Networks for multi-core chips","author":"borkar","year":"2007","journal-title":"Proc Special Session ACM\/IEEE Int Symp Low Power Electron Design"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2017.2701795"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484015"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000117"},{"journal-title":"Design Compiler","year":"2015","key":"ref42"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056048"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.33"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378782"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8765487\/08410415.pdf?arnumber=8410415","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:57:28Z","timestamp":1657745848000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8410415\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8]]},"references-count":42,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2855165","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2019,8]]}}}